
ZL10310/ZL10311
Data Sheet
24
Zarlink Semiconductor Inc.
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Multiplex setup with PORTMUX Register Bit [7] = ‘0’
Multiplex setup with PORTMUX Register Bit [7] = ‘1’
Multiplex setup with CIC Control Register Bit 3 = '1', & Bit 30 or Bit 31 = '0'
Multiplex setup with CIC Control Register Bit 3 = '1', & Bit 30 or Bit 31 = '1'
Multiplex setup with CIC Control Register Bit 3 = '0'
Multiplex setup with CIC Control Register Bit 3 = '1'
6.7 Peripheral Port
The Peripheral Port is provided with 10 pins that can be configured as general purpose I/O bits, or can provide
several alternative interfaces. The bit I/Os are provided by the GPIS (input) and GPOS (output) registers, along with
the PORTMUX and CIC Control Register bits, and only the bits listed below should be used.
There are multiplexed functions on these pins, and included is information on how to access these multiplexed
signals. The multiplexed functions include access to GPIO signals, DMA control signals, Infrared Port, Serial
Communications port, S/PDIF Audio bitstream output and some ancillary Common Interface Video control signals.
nEDMAC3_ACK
B06
nEDMAC3_ACK
O
External DMA Port 3 Acknowledge Output
for an IDE controller. Active Low.
nIDE_DMA_ACK
O
IDE Acknowledge Output. Active Low.
nEDMAC3_REQ
A06
nEDMAC3_REQ
I
External DMA Port 3 Request Input from an
IDE Controller. Active Low.
nIDE_DMA_REQ
I
IDE DMA Request Input. Active High.
nIDE_OE
AD16
nIDE_OE
O
IDE Output Enable signal for a bus
transceiver in the IDE data path. Active Low.
INT2
E24
INT2
I
PowerPC
External Interrupt #2 Input.
Connect to VDD_IO or ground if not
required.
Pin
Name
Pin
No.
Function
Pin
Type
Description
Multiplex Configuration
PP[0]
C12
GPIO_22
IO
General Purpose
Input/Output - Bit 22
PORTMUX Reg. Bit 8 = '0',
GPOS Reg Bits 44:45 = '00'
INT9
I
PowerPC
External Interrupt
#9 Input
PORTMUX Reg Bit 8 = '0',
GPIS3 Reg Bits 44:45 = '01'
EDMAC2_ACK
O
DMA Channel 2 External
Acknowledge Output
PORTMUX Reg Bit 8 = '1',
CIC Control Reg bits 26:27 = '10'
EBM_HOLDACK
IO
External Bus Master
(master/slave bus arbitration
controls) -
Hold Acknowledge flag
PORTMUX Reg Bit 8 = '1',
CIC Control Reg bits 26:27 = '11'
Pin Name
Pin
No.
Function
Pin
Type
Description
Notes