
xr
XRT94L33
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
Rev.1.2.0.
113
1.0 XRT94L33 ARCHITECTURE
The XRT94L33 can be configured to operate in any of the following modes for ATM and PPP Applications
 The 1-Channel STS-3c and up to 2 Channel DS3/E3 ATM UNI/PPP Mode
 The 1-Channel STS-3 (e.g., 3 Channel of ATM UNI/PPP over STS-1, which is in-turn mapped into STS-3
Mode
 The 1-Channel STS-3/STM-1 (e.g., 3 Channels of ATM/PPP over DS3/E3, which is turn mapped into STS-
3 Mode.
The basic functional architecture of the XRT94L33, when it is configured to operate in either of these modes
will be presented below.
1.1
FUNCTIONAL ARCHITECTURE OF THE XRT94L33 – 1 CHANNEL STS-3C ATM UNI/PPP MODE
If the XRT94L33 has been configured to operate in the “1 Channel STS-3c ATM UNI/PPP” Mode, then it will
have the “Functional Architecture” as is presented below in 
Figure 1.Figure 1: The Functional Block Diagram of the XRT94L33 when it has been configured to operate in
the 1-Channel STS-3c ATM UNI/PPP Mode
Transmit
UTOPIA
Interface
Block
Transmit
UTOPIA
Interface
Block
Receive
UTOPIA/
Interface
Block
Receive
UTOPIA/
Interface
Block
Transmit
ATM
Cell Processor
Block
Transmit
ATM
Cell Processor
Block
Receive
ATM
Cell Processor
Block
Receive
ATM
Cell Processor
Block
Transmit
PPP
Processor
Block
Transmit
PPP
Processor
Block
Receive
PPP
Processor
Block
Receive
PPP
Processor
Block
Receive
STS-3
TOH
Processor
Block
Receive
STS-3
TOH
Processor
Block
Transmit
STS-3
TOH
Processor
Block
Transmit
STS-3
TOH
Processor
Block
Receive
STS-3c
POH
Processor
Block
Receive
STS-3c
POH
Processor
Block
Transmit
STS-3c
POH
Processor
Block
Transmit
STS-3c
POH
Processor
Block
STS-3
Telecom
Bus
Interface
Block
STS-3
Telecom
Bus
Interface
Block
STS-3
PECL
Interface
Block
STS-3
PECL
Interface
Block
STS-3
CDR
Block
STS-3
CDR
Block
XRT94L33 – Channel 0
Transmit
POS-PHY
Interface
Block
Transmit
POS-PHY
Interface
Block
Receive
POS-PHY
Interface
Block
Receive
POS-PHY
Interface
Block
Clock
Synthesizer
Block
Clock
Synthesizer
Block
Microprocessor
Interface
Block
Microprocessor
Interface
Block