參數(shù)資料
型號(hào): XRT79L74IB
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述: ATM NETWORK INTERFACE, PBGA456
封裝: 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456
文件頁(yè)數(shù): 22/70頁(yè)
文件大?。?/td> 547K
代理商: XRT79L74IB
XRT79L74
REV. P1.0.0
PRELIMINARY
4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
20
B7
TxUSoC/
TxPSoP
I
Transmit UTOPIA - Start of Cell Input/Transmit POS-PHY - Start of Packet
Input:
The function of this input signal depends upon whether the XRT79L74 has been
configured to operate in the ATM UNI or in the PPP Mode.
ATM UNI Mode Operation - TxUSoC:
This input pin is driven by the ATM Layer Processor and is used to indicate the
start of an ATM cell that is being transmitted from the ATM Layer Processor. This
input pin must be pulsed "High" whenever the first byte (or word) of a new cell is
present on the Transmit UTOPIA Data Bus (TxUData[15:0]). This input pin must
remain "Low" at all other times.
PPP Mode Operation - TxPSoP/TxPSoC:
If the XRT79L74 has been configured to operate in the Packet-Mode, then this
input pin is pulsed "High" to denote that the first byte (or word) of a given packet
is placed on the TxPData[15:0] input pins.If the XRT79L74 has been configured
to operate in the Cell-Chunk Mode, then this input pin is pulsed "High" to denote
that the first byte of a packet chunk, if placed on the TxPData[15:0] input pins.
N
OTE
:
This input pin is only valid if the XRT79L74 has been configured to
operate in the PPP Mode.
B11
TxTSX/
TxPSOF
I
Transmit - Change of Port Indicator Input/Transmit - Start of PPP
Packet (in Chunk Mode):
The exact function of this input pin depends upon whether the XRT79L74
device has been configured to operate in the Packet Mode or Cell-Chunk
Mode, as is described below.
Packet Mode - TxTSX - Transmit POS-PHY Interface - Change of
Port Indicator Output (POS-PHY Level 3, Packet Mode only):
The Link-Layer processor pulses this input pin "high" when an "in-band"
port address is present on the "TxPData[15:11]" bus input pins. When
this input pin and "TxPENB*" are both set "high" then the value of
"TxPData[15:11]" is the address value of the TxFIFO (Transmit POS-PHY
Port) to be selected. Subsequent write operations, into "TxPData[15:0]"
will fill the TxFIFO (within the Transmit POS-PHY Port) corresponding to
this particular "in-band" address.
Chunk Mode - TxPSOF - Receive Start of Packet Input Indicator:
The Link Layer processor pulses this input pin "high" in order to indicate
that the first byte (or 16-bit word) of a given Packet is placed on the
"TxPData[15:0]" pins.
N
OTE
:
This input pin is only active if the XRT79L74 device has been configured to
operate in the POS-PHY Level 3, Packet Mode or in the Chunk Mode. If
the user intends to operate the XRT79L74 device in any other mode, then
he/she should tie this input pin to GND.
A7
TxUClkO/
TxPClkO
O
Transmit UTOPIA Interface Clock/Transmit POS-PHY Interface Clock Out-
put:
This output is derived from an internal PLL.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器)
XRT8001 WAN Clock for T1 and E1 Systems
XRT8001ID WAN Clock for T1 and E1 Systems
XRT8001IP WAN Clock for T1 and E1 Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT8000 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS
XRT8000ES 功能描述:鎖相環(huán) - PLL WAN CLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
XRT8000ID 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications