TABLE
參數(shù)資料
型號(hào): XRT75R12DIB-L
廠商: Exar Corporation
文件頁數(shù): 115/133頁
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 12CH 420TBGA
標(biāo)準(zhǔn)包裝: 40
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 12/12
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 420-LBGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 420-TBGA(35x35)
包裝: 托盤
XRT75R12D
78
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
REV. 1.0.3
TABLE 34: XRT75R12D REGISTER MAP SHOWING RECEIVE CONTROL REGISTERS (RC_N) (N = [0:11])
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
Disable DLOS
Detector
Disable ALOS
Detector
RxCLKINV
LOSMUT
Enable
Receive
Monitor Mode
Enable
Receive
Equalizer
Enable
R/W
RECEIVE CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM5 (M = 0-5 & 8-D)
BIT NUMBER
NAME
TYPE
DESCRIPTION
7 - 6
Reserved
5
Disable DLOS
Detector
R/W
Disable Digital LOS Detector - Channel_n:
This READ/WRITE bit-field is used to enable or disable the Digital LOS
(Loss of Signal) Detector within Channel_n, as described below.
0 - Enables the Digital LOS Detector within Channel_n.
1 - Disables the Digital LOS Detector within Channel_n.
NOTE:
This bit-field is only active if Channel_n has been configured to
operate in the DS3 or STS-1 Modes.
4
Disable ALOS
Detector
R/W
Disable Analog LOS Detector - Channel_n:
This READ/WRITE bit-field is used to either enable or disable the Analog
LOS (Loss of Signal) Detector within Channel_n, as described below.
0 - Enables the Analog LOS Detector within Channel_n.
1 - Disables the Analog LOS Detector within Channel_n.
NOTE:
This bit-field is only active if Channel_n has been configured to
operate in the DS3 or STS-1 Modes.
3
RxCLKINV
R/W
Receive Clock Invert Select - Channel_n:
This READ/WRITE bit-field is used to select the edge of the RxCLK_n out-
put that the Receive Section of Channel_n will use to output the recovered
data via the RxPOS_n and RxNEG_n output pins, as described below.
0 - Configures the Receive Section (within the corresponding channel) to
output the recovered data via the RxPOS_n and RxNEG_n output pins upon
the rising edge of RCLK_n.
1 - Configures the Receive Section (within the corresponding channel) to
output the recovered data via the RxPOS_n and RxNEG_n output pins upon
the falling edge of RCLK_n.
2
LOSMUT Enable
R/W
Muting upon LOS Enable - Channel_n:
This READ/WRITE bit-field is used to configure the Receive Section (within
Channel_n) to automatically pull their corresponding Recovered Data Out-
put pins (e.g., RxPOS_n and RxNEG_n) to GND for the duration that the
Receive Section declares the LOS defect condition. In other words, this fea-
ture (if enabled) will cause the Receive Channel to automatically mute the
Recovered data anytime the Receive Section declares the LOS defect con-
dition.
0 - Disables the Muting upon LOS feature. In this setting the Receive Sec-
tion will NOT automatically mute the Recovered Data whenever it is declar-
ing the LOS defect condition.
1 - Enables the Muting upon LOS feature. In this setting the Receive Sec-
tion will automatically mute the Recovered Data whenever it is declaring the
LOS defect condition.
相關(guān)PDF資料
PDF描述
XRT75R12IB-L IC LIU E3/DS3/STS-1 12CH 420TBGA
XRT75VL00DIV IC LIU E3/DS3/STS-1 1CH 52TQFP
XRT75VL00IV-F IC LIU E3/DS3/STS-1 1CH 52TQFP
XRT79L71IB-F IC LIU/FRAMER DS3/E3 1CH 208BGA
XRT81L27IV-F IC LIU EI 7CH 3.3V 128TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75R12ES 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 12CH T3/E3/STS1LIUJA 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75R12IB 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 12CH E3/DS3/STS W/JITTER R3 TECH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75R12IB-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 12 Channel 3.3V-5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75R12IB-L 功能描述:LIN 收發(fā)器 Attenuator RoHS:否 制造商:NXP Semiconductors 工作電源電壓: 電源電流: 最大工作溫度: 封裝 / 箱體:SO-8
XRT75VL00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR