- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT7295AT (Exar Corporation) DS3/Sonet STS-1 Integrated Line Receiver PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT7295AT |
| 廠商： | Exar Corporation |
| 英文描述： | DS3/Sonet STS-1 Integrated Line Receiver |
| 中文描述： | DS3/Sonet STS - 1的集成線路接收器 |
| 文件頁(yè)數(shù)： | 13/18頁(yè) |
| 文件大?。?/td> | 1072K |
| 代理商： | XRT7295AT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
XRT7295AT
13
Rev.1.20
Data
Rate
REQB
LOSTHR
Min.
Threshold
Max.
Threshold
Unit
DS3
0
0
60
40
220
145
mV pk
mV pk
V
DD
/2
V
DD
0
25
45
90
175
mV pk
mV pk
1
V
DD
/2
V
DD
0
V
DD
/2
V
DD
0
V
DD
/2
V
DD
30
20
115
70
mV pk
mV pk
STS-1
0
75
50
275
185
mV pk
mV pk
30
55
35
115
220
145
mV pk
mV pk
mV pk
1
25
90
mV pk
Notes
- Lower threshold is 1.5 dB below upper threshold.
-TheRLOSalarmisanindicationoftheabsenceofaninputsignal,notabiterrorrateindication(independentoftheRLOSstate). The
device will attempt to recover correct timing data. The RLOS low-to-high transition typically occurs 1dB below the high to lowtransi-
tion.
Table 6. Analog Loss-of-Signal Thresholds
RECOVERED CLOCK AND DATA TIMING
Table 7
and
Figure 11
summarizethetimingrelationships
betweenthelogicsignalsRCLK,RPDATA,andRNDATA.
The duty cycle is referenced to V
DD
/2 threshold level.
RPDATA and RNDATA change on the rising edge of
RCLK and are valid during the falling edge of RCLK. A
positive pulse at R
IN
creates a high levelon RPDATA and
a low level on RNDATA. A negative pulse at the input
creates a high level on RNDATA and a low level on
RPDATA, and a received zero produces low levels on
both RPDATA and RNDATA.
IN-CIRCUIT TEST CAPABILITY
When pulled low, the ICT pin forces all digital output
buffers(RCLK,RPDATA,RNDATA,RLOS,RLOL pins)to
be placed in a high output impedance state. This feature
allowsin-circuittestingtobedoneonneighboringdevices
without concern for XRT7295AT device buffer damage.
Aninternalpull-updevice(nominally50k
)isprovidedon
this pin therefore, users can leave this pin unconnected
for normal operation. Test equipment can pull ICT low
during in-circuit testing without damaging the device.
This is the only pin for which internal pull-up/pull-down is
provided.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT7295ATIW | DS3/Sonet STS-1 Integrated Line Receiver |
| XRT7295 | () |
| XRT7296 | INTEGRATED LINE TRANSMITTER |
| XRT7296IP | INTEGRATED LINE TRANSMITTER |
| XRT7296IW | INTEGRATED LINE TRANSMITTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT7295AT_10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:DS3 SONET STS1 Integrated Line Receiver |
| XRT7295ATIW | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT7295ATIW-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI -.5V--6.5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT7295ATIW-F | 制造商:Exar Corporation 功能描述:T3/E3 LIU IC |
| XRT7295ATIWTR | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。