- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300162 > XQ4010E-3HQ208N (XILINX INC) Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | XQ4010E-3HQ208N |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | FPGA, 400 CLBS, 7000 GATES, 125 MHz, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 31/36頁 |
| 文件大?。?/td> | 294K |
| 代理商： | XQ4010E-3HQ208N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
2-46
DS021 (v2.2) June 25, 2000
1-800-255-7778
Product Specification
R
XQ4000E Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values where one global clock input
drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by
the global clock net.
When fewer vertical clock lines are connected, the clock dis-
tribution is faster; when multiple clock lines per column are
driven from the same global clock, the delay is longer. For
more specific, more precise, and worst-case guaranteed
data, reflecting the actual routing structure, use the values
provided by the static timing analyzer (TRCE in the Xilinx
Development System) and back-annotated to the simulation
netlist. These path delays, provided as a guideline, have
been extracted from the static timing analyzer report. All
timing parameters assume worst-case operating conditions
(supply voltage and junction temperature).
Note: -3 Speed Grade only applies to XQ4010E and
XQ4013E Plastic Package options only. -4 Speed Grade
applies to all XQ devices and is only available in
Ceramic Packages only.
XQ4000E Global Buffer Switching Characteristics
Symbol
Description
Device
-3(1)
-4(2)
Units
Max
TPG
From pad through primary buffer, to any clock K
XQ4005E
-
7.0
ns
XQ4010E
6.3
11.0
ns
XQ4013E
6.8
11.5
ns
XQ4025E
-
12.5
ns
TSG
From pad through secondary buffer, to any clock K
XQ4005E
-
7.5
ns
XQ4010E
6.8
11.5
ns
XQ4013E
7.3
12.0
ns
XQ4025E
-
13.0
ns
Notes:
1.
For plastic package options only.
2.
For ceramic package options only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4013E-3HQ240N | Field Programmable Gate Array (FPGA) |
| XQ4013E-4PG223M | Field Programmable Gate Array (FPGA) |
| XR16M770IL24 | 1 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, QCC24 |
| XR16M780IM48 | SERIAL COMM CONTROLLER, PQFP48 |
| XR68C681CJ | XR-68C681CJ PLCC 44 UART 2 CHANELS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4010E-3PG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3PG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3PG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-3PG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-4BG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。