- 您現在的位置：買賣IC網 > PDF目錄372887 > XCV405E-8FG676C FPGA PDF資料下載
參數資料
| 型號： | XCV405E-8FG676C |
| 英文描述： | FPGA |
| 中文描述： | FPGA的 |
| 文件頁數： | 2/20頁 |
| 文件大?。?/td> | 242K |
| 代理商： | XCV405E-8FG676C |
Recommended Operating Conditions
DC Characteristics Over Recommended Operating Conditions
Power-On Power Supply Requirements
Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual
current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal
power supply voltage of the device
1
from 0 V. The fastest suggested ramp rate is 0 V to nominal voltage in 2 ms and the
slowest allowed ramp rate is 0 V to nominal voltage in 50 ms.
Symbol
Description
Min
Max
Units
V
CCINT
Internal Supply voltage relative to GND, T
J
= 0
°
C to +85
°
C
Internal Supply voltage relative to GND, T
J
=
–
40
°
C to +100
°
C
Supply voltage relative to GND, T
J
= 0
°
C to +85
°
C
Supply voltage relative to GND, T
J
=
–
40
°
C to +100
°
C
Input signal transition time
Commercial
1.8
–
5%
1.8 + 5%
V
Industrial
1.8
–
5%
1.8 + 5%
V
V
CCO
Commercial
1.2
3.6
V
Industrial
1.2
3.6
V
T
IN
250
ns
Symbol
Description
1
Device
Min
Max
Units
V
DRINT
Data Retention V
CCINT
Voltage
(below which configuration data might be lost)
All
1.5
V
V
DRIO
Data Retention V
CCO
Voltage
(below which configuration data might be lost)
All
1.2
V
I
CCINTQ
Quiescent V
CCINT
supply current
1
XCV405E
400
mA
XCV812E
500
mA
I
CCOQ
Quiescent V
CCO
supply current
1
XCV405E
2
mA
XCV812E
2
mA
I
L
Input or output leakage current
All
–
10
+10
m
A
C
IN
I
RPU
I
RPD
Input capacitance (sample tested)
BGA, PQ, HQ, packages
All
8
pF
Pad pull-up (when selected) @ V
in
= 0 V, V
CCO
= 3.3 V (sample tested)
Pad pull-down (when selected) @ V
in
= 3.6 V (sample tested)
All
Note 2
0.25
mA
Note 2
0.25
mA
Notes:
1.
2.
With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors
do not guarantee valid logic levels when input pins are connected to other circuits.
Product (Commercial Grade)
Description
2
Current Requirement
3
XCV50E - XCV600E
Minimum required current supply
500 mA
XCV812E - XCV2000E
Minimum required current supply
1 A
XCV2600E - XCV3200E
Minimum required current supply
1.2 A
Virtex-E Family, Industrial Grade
Minimum required current supply
2 A
Notes:
1.
Ramp rate used for this specification is from 0 - 1.8 V DC. Peak current occurs on or near the internal power-on reset threshold and
lasts for less than 3 ms.
Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
Larger currents might result if ramp rates are forced to be faster.
2.
3.
相關PDF資料 |
PDF描述 |
|---|---|
| XCW10 | SENKBOHRER HEXIBIT HSSHOLZSCHNEIDEND 10 |
| XCW15 | SENKBOHRER HEXIBIT HSSHOLZSCHNEIDEND 15 |
| XD-14595D5-104 | Resolver/Synchro-to-Digital Converter |
| RD-14595D1-102 | Resolver-to-Digital Converter |
| RD-14595D1-104 | Resolver-to-Digital Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XCV405E-8FG676I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV405E-8FG900C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV405E-8FG900I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV50 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
| XCV50-4BG256C | 功能描述:IC FPGA 2.5V C-TEMP 256-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:Virtex® 標準包裝:1 系列:Kintex-7 LAB/CLB數:25475 邏輯元件/單元數:326080 RAM 位總計:16404480 輸入/輸出數:350 門數:- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，FCBGA 供應商設備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
發(fā)布緊急采購，3分鐘左右您將得到回復。