- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372887 > XCV405E-8FG676C FPGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XCV405E-8FG676C |
| 英文描述： | FPGA |
| 中文描述： | FPGA的 |
| 文件頁(yè)數(shù)： | 17/20頁(yè) |
| 文件大?。?/td> | 242K |
| 代理商： | XCV405E-8FG676C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Virtex
-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-3 (v2.1) February 1, 2002
1-800-255-7778Module 3 of 4
17
R
Virtex-E Pin-to-Pin Input Parameter Guidelines
Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are
expressed in nanoseconds unless otherwise noted.
Global Clock Set-Up and Hold for LVTTL Standard,
with
DLL
Global Clock Set-Up and Hold for LVTTL Standard,
without
DLL
Description
1
Symbol
Device
3
Speed Grade
2
Units
Min
4
-8
-7
-6
Input Setup and Hold Time Relative to Global Clock Input Signal
for LVTTL Standard.
For data input with different standards, adjust the setup time
delay by the values shown in
‘‘
IOB Input Switching
Characteristics Standard Adjustments
’’
on page 6
.
No Delay
T
PSDLL
/T
PHDLL
XCV405E
1.5 /
–
0.4
1.5 /
–
0.4
1.6 /
–
0.4
1.7 /
–
0.4
ns
Global Clock and IFF, with DLL
XCV812E
1.5 /
–
0.4
1.5 /
–
0.4
1.6 /
–
0.4
1.7 /
–
0.4
ns
Notes:
1.
2.
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
DLL output jitter is already included in the timing calculation.
The numbers for Min are
Advance
product specification numbers.
3.
4.
Description
1
Symbol
Device
3
Speed Grade
2
Units
Min
4
-8
-7
-6
Input Setup and Hold Time Relative to Global Clock Input Signal
for LVTTL Standard.
For data input with different standards, adjust the setup time delay
by the values shown in
‘‘
IOB Input Switching Characteristics
Standard Adjustments
’’
on page 6
.
Full Delay
T
PSFD
/T
PHFD
XCV405E
2.3 / 0
2.3 / 0
2.3 / 0
2.3 / 0
ns
Global Clock and IFF, without DLL
XCV812E
2.5 / 0
2.5 / 0
2.5 / 0
2.5 / 0
ns
Notes:
1.
2.
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
A Zero
“
0
”
Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed
“
best-case
”
, but
if a
“
0
”
is listed, there is no positive hold time.
The numbers for Min are
Advance
product specification numbers.
3.
4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCW10 | SENKBOHRER HEXIBIT HSSHOLZSCHNEIDEND 10 |
| XCW15 | SENKBOHRER HEXIBIT HSSHOLZSCHNEIDEND 15 |
| XD-14595D5-104 | Resolver/Synchro-to-Digital Converter |
| RD-14595D1-102 | Resolver-to-Digital Converter |
| RD-14595D1-104 | Resolver-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCV405E-8FG676I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV405E-8FG900C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV405E-8FG900I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV50 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
| XCV50-4BG256C | 功能描述:IC FPGA 2.5V C-TEMP 256-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex® 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。