參數(shù)資料
型號(hào)： XCS20XL-5PQ208C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 25/83頁(yè)
文件大小： 0K
描述： IC FPGA 3.3V C-TEMP HP 208PQFP
產(chǎn)品變化通告： Product Discontinuation 26/Oct/2011
標(biāo)準(zhǔn)包裝： 24
系列： Spartan®-XL
LAB/CLB數(shù)： 400
邏輯元件/單元數(shù)： 950
RAM 位總計(jì)： 12800
輸入/輸出數(shù)： 160
門(mén)數(shù)： 20000
電源電壓： 3 V ~ 3.6 V
安裝類(lèi)型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 208-BFQFP
供應(yīng)商設(shè)備封裝： 208-PQFP（28x28）
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v2.0) March 1, 2013
31
Product Specification
R
Product Obsolete/Under Obsolescence
Setting CCLK Frequency
In Master mode, CCLK can be generated in either of two
frequencies. In the default slow mode, the frequency ranges
from 0.5 MHz to 1.25 MHz for Spartan/XL devices. In fast
CCLK mode, the frequency ranges from 4 MHz to 10 MHz
for Spartan/XL devices. The frequency is changed to fast by
an option when running the bitstream generation software.
Data Stream Format
The data stream ("bitstream") format is identical for both
serial configuration modes, but different for the Spartan-XL
family Express mode. In Express mode, the device
becomes active when DONE goes High, therefore no length
count is required. Additionally, CRC error checking is not
supported in Express mode. The data stream format is
shown in Table 16. Bit-serial data is read from left to right.
Express mode data is shown with D0 at the left and D7 at
the right.
The configuration data stream begins with a string of eight
ones, a preamble code, followed by a 24-bit length count
and a separator field of ones (or 24 fill bits, in Spartan-XL
family Express mode). This header is followed by the actual
configuration data in frames. The length and number of
frames depends on the device type (see Table 17).
Each
frame begins with a start field and ends with an error check.
In serial modes, a postamble code is required to signal the
end of data for a single device. In all cases, additional
start-up bytes of data are required to provide four clocks for
the startup sequence at the end of configuration. Long daisy
chains require additional startup bytes to shift the last data
through the chain. All start-up bytes are "don’t cares".
Figure 28: Express Mode Programming Switching Characteristics
DS060_28_080400
BYTE
0
CCLK
FPGA Filled
INIT
TDC
TCD
TIC
D0-D7
DOUT
BYTE
1
BYTE
6
Header Received
Symbol
Description
Min
Max
Units
TIC
CCLK
INIT (High) setup time
5
-
μs
TDC
D0-D7 setup time
20
-
ns
TCD
D0-D7 hold time
0
-
ns
TCCH
CCLK High time
45
-
ns
TCCL
CCLK Low time
45
-
ns
FCC
CCLK Frequency
-
10
MHz
Notes:
1.
If not driven by the preceding DOUT, CS1 must remain High until the
device is fully configured.
相關(guān)PDF資料
PDF描述
65801-061LF CLINCHER RECEPTACLE ASSY GOLD
MPC862TCZQ66B IC MPU PWRQUICC 66MHZ 357-PBGA
ABB92DHBT-S329 CONN EDGECARD 184POS R/A .050 SL
MPC860PCZQ50D4 IC MPU POWERQUICC 50MHZ 357PBGA
MPC8360ECZUAGDGA IC MPU POWERQUICC II PRO 740TBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS20XL-5PQ208I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-5PQ240C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-5PQ240I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL FPGA
XCS20XL-5PQ256C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-5PQ256I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*