- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375002 > XC95108 (Xilinx, Inc.) In-System Programmable CPLD(在系統(tǒng)復(fù)雜可編程邏輯器件) PDF資料下載
參數(shù)資料
| 型號(hào)： | XC95108 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | In-System Programmable CPLD(在系統(tǒng)復(fù)雜可編程邏輯器件) |
| 中文描述： | 在系統(tǒng)可編程的CPLD（在系統(tǒng)復(fù)雜可編程邏輯器件） |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 74K |
| 代理商： | XC95108 |
XAPP073 January, 1998 (Version 1.3)
2-23
2
module Tcount
title ‘4 bit counter with load and clear’
D0..D3pin;
Q3..Q0pin istype ‘reg_T’;
CLK, I0, I1pin;
Data = [D3..D0];
Count = [Q3..Q0];
Mode = [I1,I0];
Clear= [0,0];
Load = [1,0];
Inc= [1,1];
equations
Count.T = ((Count.q+1) & (Mode == Inc)
# (Data)& (Mode == Load)
# ( 0 )& (Mode == Clear))
$ Count.q
Count.C = CLK;
end
Comparators
Comparators are easily handled by the XC9500 macrocell.
Single bit comparators do not use all available macrocell
product terms, and therefor a more efficient method is to
implement four bits at a time, to generate multiple com-
pares per macrocell:
COMP = !B1&!B0&!A1&!A0 + B1&!B0&A1&!A0
!B1&B0&!A1&A0 + B1&B0&A1&A0
Several COMP signals can be gated together to detect
equality across larger groups of bits. Each group of four bits
uses 4 function block inputs and several four-bit compari-
sons can occur per function block. Another macrocell then
forms the composite function of all the bit comparisons, as
needed.
Figure 4
shows this technique expanded to a 10-
bit comparator which is commonly used on the most signif-
icant address lines of a 32-bit microprocessor’s address
lines.
Parity
Similar to comparisons, parity can be calculated with multi-
ple data bits per macrocell. The first three bits are calcu-
lated using four product terms ORed together. This result is
then delivered to the macrocell Exclusive-OR gate where a
fourth data variable is introduced.
Latches
Occasionally, designers need a transparent latch within an
XC9500 device. This latch is formed by feeding the macro-
cell combinatorial logic back upon itself as shown in the fol-
lowing equation:
Q = ENA&DATA + !ENA&Q + Q&DATA;
The signal Q&DATA is included to make the Q output glitch
free.
Figure 4: 10-Bit Comparator
X5857
2-Bit Compare
2-Bit
Compare
2-Bit
Compare
2-Bit
Compare
2-Bit
Compare
/Compare
Ai
and
Bi
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC95216-10PQ160I | XC95216 In-System Programmable CPLD |
| XC95216-15BG352C | XC95216 In-System Programmable CPLD |
| XC95216-15BG352I | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight |
| XC95216-15HQ208C | GT 5C 5#16S SKT PLUG |
| XC95216-15HQ208I | XC95216 In-System Programmable CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC95108-10PC84C | 功能描述:IC CPLD 108 MCELL C-TEMP 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XC9500 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC95108-10PC84I | 功能描述:IC CPLD 108 MCELL I-TEMP 84PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XC9500 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC95108-10PCG84C | 制造商:Xilinx 功能描述:XLXXC95108-10PCG84C IC SYSTEM GATE |
| XC95108-10PQ100C | 功能描述:IC CPLD 108 MACROCELL 100-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XC9500 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC95108-10PQ100C0586 | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。