- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4224 > XC4VSX35-11FFG668C (Xilinx Inc)IC FPGA VIRTEX-4 35K 668-FCBGA PDF資料下載
參數(shù)資料
| 型號： | XC4VSX35-11FFG668C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 47/58頁 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX-4 35K 668-FCBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex®-4 SX |
| LAB/CLB數(shù)： | 3840 |
| 邏輯元件/單元數(shù)： | 34560 |
| RAM 位總計(jì)： | 3538944 |
| 輸入/輸出數(shù)： | 448 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 668-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 668-FCBGA |
| 配用： | HW-V4-ML402-UNI-G-ND - EVALUATION PLATFORM VIRTEX-4 807-1005-ND - DAUGHTER CARD WITH VIRTEX-4 HW-AFX-FF668-400-ND - BOARD DEV VIRTEX 4 FF668 |
| 其它名稱： | 122-1499 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
51
Production Stepping
The Virtex-4 FPGA stepping identification system denotes
the capability improvement of production released devices.
By definition, devices from one stepping are functional
supersets of previous devices. Bitstreams compiled for a
device with an earlier stepping are guaranteed to operate
correctly in subsequent device steppings.
New device steppings can be shipped in place of earlier
device steppings. Existing production designs are guaran-
teed on new device steppings. To take advantage of the
capabilities of a newer device stepping, customers are able
to order a new stepping version and compile a new bit-
stream.
Production devices are marked with a stepping version, with
the exception of some step 1 devices. Designs should be
compiled with a CONFIG STEPPING parameter set to a
specific stepping version. This parameter is set in the UCF
file:
CONFIG STEPPING = “#”; (where # is the stepping
version)
The default stepping level used by the ISE software is
reported in the PAR report.
Table 63 shows the JTAG ID code by step.
Table 61: Sample Window
Symbol
Description
Device
Speed Grade
Units
-12
-11
-10
TSAMP
Sampling Error at Receiver Pins(1)
All
450
500
550
ps
TSAMP_BUFIO
Sampling Error at Receiver Pins using BUFIO(2)
All
350
400
450
ps
Notes:
1.
This parameter indicates the total sampling error of Virtex-4 FPGA DDR input registers across voltage, temperature, and process. The
characterization methodology uses the DCM to capture the DDR input registers’ edges of operation. These measurements include:
- CLK0 DCM jitter
- DCM accuracy (phase offset)
- DCM phase shift resolution
These measurements do not include package or clock tree skew.
2.
This parameter indicates the total sampling error of Virtex-4 FPGA DDR input registers across voltage, temperature, and process. The
characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers’ edges of operation. These
measurements do not include package or clock tree skew.
Table 62: ChipSync Pin-to-Pin Setup/Hold and Clock-to-Out
Symbol
Description
Speed Grade
Units
-12
-11
-10
Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO
TPSCS /TPHCS
Setup/Hold of I/O clock across multiple clock regions
–0.45
0.97
–0.45
1.08
–0.44
1.17
ns
Pin-to-Pin Clock-to-Out Using BUFIO
TICKOFCS
Clock-to-Out of I/O clock across multiple clock regions
4.10
4.54
5.02
ns
Table 63: JTAG ID Code by Step
Device
Step 0
Step 1
Step 2
XC4VLX15
35
XC4VLX25
9A
XC4VLX40
35
XC4VLX60
2 or 3
4 or 5
XC4VLX80
35
XC4VLX100
2 or 3
4 or 5
XC4VLX160
0 or 3
4 or 5
XC4VLX200
0 or 3
2 or 5
XC4VSX25
24
XC4VSX35
24
XC4VSX55
24
XC4VFX12
0 or 2
XC4VFX20
26
XC4VFX40
0
XC4VFX60
28
XC4VFX100
06
XC4VFX140
04
Notes:
1.
Shaded cells represent devices not produced at that stepping.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC5VLX50T-1FF1136C | IC FPGA VIRTEX-5 50K 1136FBGA |
| XC5VLX50T-1FFG1136C | IC FPGA VIRTEX-5 50K 1136FBGA |
| AT24C02C-XHM-T | IC EEPROM 2KBIT 1MHZ 8TSSOP |
| XC2V1500-4FF896I | IC FPGA VIRTEX-II 896FCBGA |
| AT24C02C-STUM-T | IC EEPROM 2KBIT 1MHZ SOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4VSX35-11FFG668I | 功能描述:IC FPGA VIRTEX-4 SX 35K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 SX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC4VSX35-12FFG668C | 功能描述:IC FPGA VIRTEX-4 SX 35K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 SX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC4VSX35-9FF668I | 制造商:Xilinx 功能描述: |
| XC4VSX55 | 制造商:XILINX 制造商全稱:XILINX 功能描述:DC and Switching Characteristics |
| XC4VSX55-10FF1148C | 制造商:Xilinx 功能描述:FPGA VIRTEX-4 55296 CELLS 90NM 1.2V 1148FCBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。