參數(shù)資料
型號: XC4VLX60-10FFG668C
廠商: Xilinx Inc
文件頁數(shù): 3/58頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 60K 668-FCBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-4 LX
LAB/CLB數(shù): 6656
邏輯元件/單元數(shù): 59904
RAM 位總計: 2949120
輸入/輸出數(shù): 448
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 668-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 668-FCBGA
配用: HW-AFX-FF668-400-ND - BOARD DEV VIRTEX 4 FF668
其它名稱: 122-1494
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
11
RocketIO DC Input and Output Levels
Table 12 summarizes the DC input and output specifica-
tions of the Virtex-4 FPGA RocketIO Multi-Gigabit Serial
Transceivers. Figure 1 shows the single-ended output volt-
age swing. Figure 2 shows the peak-to-peak differential out-
put voltage. Consult the Virtex-4 RocketIO Multi-Gigabit
Transceiver User Guide for further details.
Table 12: RocketIO DC Specifications
DC Parameter
Symbol
Conditions
Min
Typ
Max
Units
Peak-to-Peak Differential Input Voltage
DVIN
Internal AC Coupled
110
2400
mV
Single-Ended Input Range
SEVIN
Internal AC Coupled
0
VTRX
mV
Common Mode Input Voltage Range
VICM
Internal AC Coupled
100
VTRX –100
mV
Bypassed Internal AC
Coupled (1)
800
mV
Single-Ended Output Voltage Swing(2, 3)
VOUT
450
725
mV
Common Mode Output Voltage Range(3)
VTCM
1000
mV
Peak-to-Peak Differential Output Voltage(2, 3)
DVPPOUT
900
1050
1400
mV
Signal detect threshold
RXOOBVDPP
RX
TBD
Electrical idle amplitude
TXOOBVDPP
TX
65
mV
RocketIO MGT Clock DC Input Levels
Peak-to-Peak Differential Input Voltage
VIDIFF
2 x | VMGTCLKP – VMGTCKLN |
100
600
2000
mV
Differential Input Resistance
RIN
71
105
124
Ω
Notes:
1.
The maximum VTRX is 1.26V when bypassing the internal AC coupled VICM. VTRX must be less than or equal to AVCCAUXRX.
2.
The output swing and pre-emphasis levels are selected using the attributes discussed in Chapter 4: PMA Analog Considerations in the Virtex-4
3.
VTTX is 1.5 ± 5%; different amplitudes possible with adjusted DAC values.
Figure 1: Single-Ended Output Voltage Swing
Figure 2: Peak-to-Peak Differential Output Voltage
0
+V
TXP
TXN
DVOUT
DS302_02_031708
0
+V
–V
TXP–TXN
DVPPOUT
DS302_03_031708
相關(guān)PDF資料
PDF描述
RSC65DRYN-S734 CONN EDGECARD 130PS DIP .100 SLD
XC5VLX50-1FF676I IC FPGA VIRTEX-5 50K 676FBGA
BR93L46-W IC EEPROM 1KBIT 2MHZ 8DIP
XC5VLX50-1FFG676I IC FPGA VIRTEX-5 50K 676-FBGA
BR24L08FVM-WE2 IC EEPROM 8KBIT 400KHZ 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX60-10FFG668I 功能描述:IC FPGA VIRTEX-4 LX 60K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-11FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VLX60-11FF1148I 功能描述:IC FPGA VIRTEX-4LX 1148FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-11FF668C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 668FCBGA - Trays
XC4VLX60-11FF668CES 制造商:Xilinx 功能描述: