1. At power-up, VCC" />
參數(shù)資料
型號: XC3195A-09PQ160C
廠商: Xilinx Inc
文件頁數(shù): 17/76頁
文件大?。?/td> 0K
描述: IC FPGA 7500 GATE 160-PQFP
標準包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 484
RAM 位總計: 94984
輸入/輸出數(shù): 138
門數(shù): 7500
電源電壓: 4.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 160-BQFP
供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
其它名稱: Q1428091
R
XC3000 Series Field Programmable Gate Arrays
7-26
November 9, 1998 (Version 3.1)
Notes:
1. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long VCC rise time of >100 ms, or a
non-monotonically rising VCC may require >6-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after VCC has reached 4.0 V (2.5 V for the XC3000L).
2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is
High.
3. Master-serial-mode timing is based on slave-mode testing.
Figure 24: Master Serial Mode Programming Switching Characteristics
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
1
TDSCK
2
TCKDS
n
n + 1
n + 2
n – 3
n – 2
n – 1
n
X3223
Description
Symbol
Min
Max
Units
CCLK
Data In setup
1
TDSCK
60
ns
Data In hold
2
CKDS
0ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC3S1000L-4FGG320C SPARTAN-3A FPGA 1M STD 320-FBGA
XC3S1400A-4FT256I IC FPGA SPARTAN 3 256FTBGA
XC3S1400A-5FGG676C IC SPARTAN-3A FPGA 1400K 676FBGA
XC3S1400AN-4FGG676I IC FPGA SPARTAN-AN 1400K 676FBGA
XC3S1600E-5FGG484C IC FPGA SPARTAN-3E 1600K 484FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3195A-1PC84C 制造商:Xilinx 功能描述:
XC3195A-1PQ160C 制造商:Xilinx 功能描述:
XC3195A-1PQ208C 制造商:Xilinx 功能描述:
XC3195A-2PC84C 制造商:Xilinx 功能描述:
XC3195A-2PG175C 制造商:Xilinx 功能描述: