- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4176 > XC3120A-3PC68C (Xilinx Inc)IC LOGIC CL ARRAY 2000GAT 68PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3120A-3PC68C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 26/76頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LOGIC CL ARRAY 2000GAT 68PLCC |
| 產(chǎn)品變化通告： | XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010 |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 系列： | XC3000A/L |
| LAB/CLB數(shù)： | 64 |
| RAM 位總計(jì)： | 14779 |
| 輸入/輸出數(shù)： | 58 |
| 門數(shù)： | 1500 |
| 電源電壓： | 4.25 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC |
| 其它名稱： | 122-1037 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
R
XC3000 Series Field Programmable Gate Arrays
7-34
November 9, 1998 (Version 3.1)
General XC3000 Series Switching Characteristics
Notes:
1. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until Vcc has reached 4.0 V (2.5 V for XC3000L). A very long Vcc rise time of >100 ms, or a
non-monotonically rising VCC may require a >1-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after Vcc has reached 4.0 V (2.5 V for XC3000L).
2. RESET timing relative to valid mode lines (M0, M1, M2) is relevant when RESET is used to delay configuration. The
specified hold time is caused by a shift-register filter slowing down the response to RESET during configuration.
3. PWRDWN transitions must occur while VCC >4.0 V(2.5 V for XC3000L).
4 TMRW
2 TMR
3 TRM
5 TPGW
6 TPGI
Clear State
Configuration State
User State
Note 3
VCCPD
X5387
RESET
M0/M1/M2
DONE/PROG
INIT
(Output)
PWRDWN
VCC (Valid)
Description
Symbol
Min
Max
Units
RESET (2)
M0, M1, M2 setup time required
M0, M1, M2 hold time required
RESET Width (Low) req. for Abort
2
3
4
TMR
TRM
TMRW
1
4.5
6
s
DONE/PROG
Width (Low) required for Re-config.
INIT response after D/P is pulled Low
5
6
TPGW
TPGI
6
7
s
PWRDWN (3)
Power Down VCC
VCCPD
2.3
V
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASC49DRYN-S93 | CONN EDGECARD 98POS DIP .100 SLD |
| XC3090A-7PC84C | IC LOGIC CL ARRAY 9000GAT 84PLCC |
| XC3064A-7PC84C | IC LOGIC CL ARRAY 6400GAT 84PLCC |
| XC3064A-7PQ160C | IC LOGIC CL ARRAY 6400GAT 160PQF |
| ASC49DRYH-S93 | CONN EDGECARD 98POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3120A-3PC68I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PC84I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-3PQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。