參數(shù)資料
型號: XC3090A-7PC84C
廠商: Xilinx Inc
文件頁數(shù): 6/76頁
文件大小: 0K
描述: IC LOGIC CL ARRAY 9000GAT 84PLCC
產(chǎn)品變化通告: Product Discontinuation 27/Apr/2010
標準包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 320
RAM 位總計: 64160
輸入/輸出數(shù): 70
門數(shù): 6000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應商設備封裝: 84-PLCC
其它名稱: 122-1034
XC3090A-7PC84C-ND
R
XC3000 Series Field Programmable Gate Arrays
7-16
November 9, 1998 (Version 3.1)
Figure 15: Programmable Interconnection of Longlines. This is provided at the edges of the routing area.
Three-state buffers allow the use of horizontal Longlines to form on-chip wired AND and multiplexed buses. The left two
non-clock vertical Longlines per column (except XC3020A) and the outer perimeter Longlines may be programmed as
connectable half-length lines.
VCC
DA
DB
DC
DN
VCC
Z = DA DB DC ... DN
X3036
(LOW)
Figure 16: 3-State Buffers Implement a Wired-AND Function. When all the buffer 3-state lines are High, (high
impedance), the pull-up resistor(s) provide the High output. The buffer inputs are driven by the control signals or a Low.
D A
A
D B
B
D C
C
D N
N
D A A
+
=D B B
+ D C C
+
D N N
Z… +
X1741A
WEAK
KEEPER CIRCUIT
Figure 17: 3-State Buffers Implement a Multiplexer. The selection is accomplished by the buffer 3-state signal.
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
XC3064A-7PC84C IC LOGIC CL ARRAY 6400GAT 84PLCC
XC3064A-7PQ160C IC LOGIC CL ARRAY 6400GAT 160PQF
ASC49DRYH-S93 CONN EDGECARD 98POS DIP .100 SLD
AMC44DRTI-S13 CONN EDGECARD 88POS .100 EXTEND
AMC44DREI-S13 CONN EDGECARD 88POS .100 EXTEND
相關代理商/技術參數(shù)
參數(shù)描述
XC3090A-7PC84C0090 制造商:Xilinx 功能描述:
XC3090A7PC84I 制造商:XIL 功能描述:3090A7PC XILINX'95
XC3090A-7PC84I 制造商:XIL 功能描述:3090A7PC XILINX'95 制造商:Xilinx 功能描述:
XC3090A-7PC84I0100 制造商:Xilinx 功能描述:
XC3090A-7PG175C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)