參數(shù)資料
型號： XC3090A-7PC84C
廠商： Xilinx Inc
文件頁數(shù)： 42/76頁
文件大小： 0K
描述： IC LOGIC CL ARRAY 9000GAT 84PLCC
產(chǎn)品變化通告： Product Discontinuation 27/Apr/2010
標(biāo)準(zhǔn)包裝： 1
系列： XC3000A/L
LAB/CLB數(shù)： 320
RAM 位總計(jì)： 64160
輸入/輸出數(shù)： 70
門數(shù)： 6000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 84-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 84-PLCC
其它名稱： 122-1034
XC3090A-7PC84C-ND
R
November 9, 1998 (Version 3.1)
7-49
XC3000 Series Field Programmable Gate Arrays
7
XC3000L CLB Switching Characteristics Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Notes: 1. Timing is based on the XC3042L, for other devices see timing calculator.
2. The CLB K to Q output delay (TCKO, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the
Data In hold time requirement (TCKDI, #5) of any CLB on the same die.
Speed Grade
-8
Description
Symbol
Min
Max
Units
Combinatorial Delay
Logic Variables
A, B, C, D, E, to outputs X or Y
FG Mode
F and FGM Mode
1TILO
6.7
7.5
ns
Sequential delay
Clock k to outputs X or Y
Clock k to outputs X or Y when Q is returned
through function generators F or G to drive X or Y
FG Mode
F and FGM Mode
8TCKO
TQLO
7.5
14.0
14.8
ns
Set-up time before clock K
Logic Variables
A, B, C, D, E
FG Mode
F and FGM Mode
Data In
DI
Enable Clock
EC
2
4
6
TICK
TDICK
TECCK
5.0
5.8
5.0
6.0
ns
Hold Time after clock K
Logic Variables
A, B, C, D, E
Data In
DI2
Enable Clock
EC
3
5
7
TCKI
TCKDI
TCKEC
0
2.0
ns
Clock
Clock High time
Clock Low time
Max. flip-flop toggle rate
11
12
TCH
TCL
FCLK
5.0
80.0
ns
MHz
Reset Direct (RD)
RD width
delay from RD to outputs X or Y
13
9
TRPW
TRIO
7.0
ns
Global Reset (RESET Pad)1
RESET width (Low)
delay from RESET pad to outputs X or Y
TMRW
TMRQ
16.0
23.0
ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC3064A-7PC84C IC LOGIC CL ARRAY 6400GAT 84PLCC
XC3064A-7PQ160C IC LOGIC CL ARRAY 6400GAT 160PQF
ASC49DRYH-S93 CONN EDGECARD 98POS DIP .100 SLD
AMC44DRTI-S13 CONN EDGECARD 88POS .100 EXTEND
AMC44DREI-S13 CONN EDGECARD 88POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3090A-7PC84C0090 制造商:Xilinx 功能描述:
XC3090A7PC84I 制造商:XIL 功能描述:3090A7PC XILINX'95
XC3090A-7PC84I 制造商:XIL 功能描述:3090A7PC XILINX'95 制造商:Xilinx 功能描述:
XC3090A-7PC84I0100 制造商:Xilinx 功能描述:
XC3090A-7PG175C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*