參數(shù)資料
型號: XC3030A-7PC44C
廠商: Xilinx Inc
文件頁數(shù): 6/76頁
文件大?。?/td> 0K
描述: IC LOGIC CL ARRAY 3000GAT 44PLCC
標準包裝: 26
系列: XC3000A/L
LAB/CLB數(shù): 100
RAM 位總計: 22176
輸入/輸出數(shù): 34
門數(shù): 2000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
其它名稱: 122-1017
R
XC3000 Series Field Programmable Gate Arrays
7-16
November 9, 1998 (Version 3.1)
Figure 15: Programmable Interconnection of Longlines. This is provided at the edges of the routing area.
Three-state buffers allow the use of horizontal Longlines to form on-chip wired AND and multiplexed buses. The left two
non-clock vertical Longlines per column (except XC3020A) and the outer perimeter Longlines may be programmed as
connectable half-length lines.
VCC
DA
DB
DC
DN
VCC
Z = DA DB DC ... DN
X3036
(LOW)
Figure 16: 3-State Buffers Implement a Wired-AND Function. When all the buffer 3-state lines are High, (high
impedance), the pull-up resistor(s) provide the High output. The buffer inputs are driven by the control signals or a Low.
D A
A
D B
B
D C
C
D N
N
D A A
+
=D B B
+ D C C
+
D N N
Z… +
X1741A
WEAK
KEEPER CIRCUIT
Figure 17: 3-State Buffers Implement a Multiplexer. The selection is accomplished by the buffer 3-state signal.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC3020A-7PC84C IC LOGIC CL ARRAY 2000GAT 84PLCC
ASM43DTMS-S189 CONN EDGECARD 86POS R/A .156 SLD
XC3030A-7PC84C IC LOGIC CL ARRAY 3000GAT 84PLCC
AGM43DTMS-S189 CONN EDGECARD 86POS R/A .156 SLD
AYM43DTBS-S189 CONN EDGECARD 86POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3030A-7PC44I 制造商:Xilinx 功能描述:
XC3030A-7PC68C 制造商:Xilinx 功能描述:
XC3030A-7PC68C0090 制造商:Xilinx 功能描述:
XC3030A-7PC68C0100 制造商:Xilinx 功能描述:
XC3030A-7PC68C0236 制造商:Xilinx 功能描述: