參數(shù)資料
型號(hào)： XC3030A-7PC44C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 38/76頁(yè)
文件大?。?/td> 0K
描述： IC LOGIC CL ARRAY 3000GAT 44PLCC
標(biāo)準(zhǔn)包裝： 26
系列： XC3000A/L
LAB/CLB數(shù)： 100
RAM 位總計(jì)： 22176
輸入/輸出數(shù)： 34
門數(shù)： 2000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 44-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 44-PLCC（16.59x16.59）
其它名稱： 122-1017
R
November 9, 1998 (Version 3.1)
7-45
XC3000 Series Field Programmable Gate Arrays
7
XC3000A IOB Switching Characteristics Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Notes:
1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output
rise/fall times are approximately four times longer.
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal
pull-up resistor or alternatively configured as a driven output or driven from an external source.
3. Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract
clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is
negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.
4. TPID, TPTG, and TPICK are 3 ns higher for XTL2 when the pin is configured as a user input.
Speed Grade
-7
-6
Description
Symbol
Min
Max
Min
Max
Units
Propagation Delays (Input)
Pad to Direct In (I)
Pad to Registered In (Q) with latch transparent
Clock (IK) to Registered In (Q)
3
4
TPID
TPTG
TIKRI
4.0
15.0
3.0
14.0
2.5
ns
Set-up Time (Input)
Pad to Clock (IK) set-up time
1
TPICK
14.0
12.0
ns
Propagation Delays (Output)
Clock (OK) to Pad
(fast)
same
(slew rate limited)
Output (O) to Pad
(fast)
same
(slew-rate limited)
3-state to Pad begin hi-Z
(fast)
same
(slew-rate limited)
3-state to Pad active and valid
(fast)
same
(slew -rate limited)
7
10
9
8
TOKPO
TOPF
TOPS
TTSHZ
TTSON
8.0
18.0
6.0
16.0
10.0
20.0
11.0
21.0
7.0
15.0
5.0
13.0
9.0
12.0
10.0
18.0
ns
Set-up and Hold Times (Output)
Output (O) to clock (OK) set-up time
Output (O) to clock (OK) hold time
5
6
TOOK
TOKO
8.0
0
7.0
0
ns
Clock
Clock High time
Clock Low time
Max. flip-flop toggle rate
11
12
TIOH
TIOL
FCLK
4.0
113.0
3.5
135.0
ns
MHz
Global Reset Delays (based on XC3042A)
RESET Pad to Registered In
(Q)
RESET Pad to output pad
(fast)
(slew-rate limited)
13
15
TRRI
TRPO
24.0
33.0
43.0
23.0
29.0
37.0
ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC3020A-7PC84C IC LOGIC CL ARRAY 2000GAT 84PLCC
ASM43DTMS-S189 CONN EDGECARD 86POS R/A .156 SLD
XC3030A-7PC84C IC LOGIC CL ARRAY 3000GAT 84PLCC
AGM43DTMS-S189 CONN EDGECARD 86POS R/A .156 SLD
AYM43DTBS-S189 CONN EDGECARD 86POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3030A-7PC44I 制造商:Xilinx 功能描述:
XC3030A-7PC68C 制造商:Xilinx 功能描述:
XC3030A-7PC68C0090 制造商:Xilinx 功能描述:
XC3030A-7PC68C0100 制造商:Xilinx 功能描述:
XC3030A-7PC68C0236 制造商:Xilinx 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*