- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4177 > XC3030A-7PC44C (Xilinx Inc)IC LOGIC CL ARRAY 3000GAT 44PLCC PDF資料下載
參數(shù)資料
| 型號： | XC3030A-7PC44C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 41/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LOGIC CL ARRAY 3000GAT 44PLCC |
| 標準包裝： | 26 |
| 系列： | XC3000A/L |
| LAB/CLB數(shù)： | 100 |
| RAM 位總計： | 22176 |
| 輸入/輸出數(shù)： | 34 |
| 門數(shù)： | 2000 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 其它名稱： | 122-1017 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
R
XC3000 Series Field Programmable Gate Arrays
7-48
November 9, 1998 (Version 3.1)
XC3000L Absolute Maximum Ratings
Note:
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under
Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended
periods of time may affect device reliability.
XC3000L Global Buffer Switching Characteristics Guidelines
Notes: 1. Timing is based on the XC3042A, for other devices see timing calculator.
2. The use of two pull-up resistors per Longline, available on other XC3000 devices, is not a valid option for XC3000L devices.
Symbol
Description
Units
VCC
Supply voltage relative to GND
–0.5 to +7.0
V
VIN
Input voltage with respect to GND
–0.5 to VCC +0.5
V
VTS
Voltage applied to 3-state output
–0.5 to VCC +0.5
V
TSTG
Storage temperature (ambient)
–65 to +150
°C
TSOL
Maximum soldering temperature (10 s @ 1/16 in.)
+260
°C
TJ
Junction temperature plastic
+125
°C
Junction temperature ceramic
+150
°C
Speed Grade
-8
Description
Symbol
Max
Units
Global and Alternate Clock Distribution1
Either: Normal IOB input pad through clock buffer
to any CLB or IOB clock input
Or: Fast (CMOS only) input pad through clock
buffer to any CLB or IOB clock input
TPID
TPIDC
9.0
7.0
ns
TBUF driving a Horizontal Longline (L.L.)1
I to L.L. while T is Low (buffer active)
T
↓ to L.L. active and valid with single pull-up resistor
T
↑ to L.L. High with single pull-up resistor
TIO
TON
TPUS
5.0
12.0
24.0
ns
BIDI
Bidirectional buffer delay
TBIDI
2.0
ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3020A-7PC84C | IC LOGIC CL ARRAY 2000GAT 84PLCC |
| ASM43DTMS-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| XC3030A-7PC84C | IC LOGIC CL ARRAY 3000GAT 84PLCC |
| AGM43DTMS-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| AYM43DTBS-S189 | CONN EDGECARD 86POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3030A-7PC44I | 制造商:Xilinx 功能描述: |
| XC3030A-7PC68C | 制造商:Xilinx 功能描述: |
| XC3030A-7PC68C0090 | 制造商:Xilinx 功能描述: |
| XC3030A-7PC68C0100 | 制造商:Xilinx 功能描述: |
| XC3030A-7PC68C0236 | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。