- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372541 > XA-S3 (NXP Semiconductors N.V.) XA 16-bit microcontroller 32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16 MB address range PDF資料下載
參數(shù)資料
| 型號： | XA-S3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller 32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16 MB address range |
| 中文描述： | 的XA 16位微控制器32鉀/ 1畝檢察官辦公室/光盤/無ROM，8通道8位A / D轉(zhuǎn)換，低電壓2.7 V.5.5第五的I2C，2個UART，16 MB的地址范圍 |
| 文件頁數(shù)： | 12/52頁 |
| 文件大?。?/td> | 295K |
| 代理商： | XA-S3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Philips Semiconductors
XA 16-bit microcontroller
32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),
I
2
C, 2 UARTs, 16 MB address range
Preliminary specification
XA-S3
2000 Dec 01
12
Reset
Value
BIT FUNCTIONS AND ADDRESSES
SFR
Address
NAME
LSB
MSB
DESCRIPTION
S1ADEN
Serial port 1 address enable
466
00h
SCR
System configuration register
440
–
–
–
–
PT1
PT0
CM
PZ
00h
21F
21E
21D
21C
21B
21A
219
218
SSEL*
Segment selection register
403
ESWEN
R6SEG
R5SEG
R4SEG
R3SEG
R2SEG
R1SEG
R0SEG
00h
SWE
Software interrupt enable
47A
–
SWE7
SWE6
SWE5
SWE4
SWE3
SWE2
SWE1
00h
357
356
355
354
353
352
351
350
SWR*
Software interrupt request
42A
–
SWR7
SWR6
SWR5
SWR4
SWR3
SWR2
SWR1
00h
2C7
2C6
2C5
2C4
2C3
2C2
2C1
2C0
T2CON*
Timer 2 control register
418
TF2
EXF2
RCLK0
TCLK0
EXEN2
TR2
C/T2
CP/RL2
00h
2CF
2CE
2CD
2CC
2CB
2CA
2C9
2C8
T2MOD*
Timer 2 mode control
419
–
–
RCLK1
TCLK1
–
–
T2OE
DCEN
00h
TH2
TL2
T2CAPH
T2CAPL
Timer 2 high byte
Timer 2 low byte
Timer 2 capture, high byte
Timer 2 capture, low byte
459
458
45B
45A
00h
00h
00h
00h
287
286
285
284
283
282
281
280
TCON*
Timer 0 and 1 control register
410
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
00h
TH0
TH1
TL0
TL1
Timer 0 high byte
Timer 1 high byte
Timer 0 low byte
Timer 1 low byte
451
453
450
452
00h
00h
00h
00h
TMOD
Timer 0 and 1 mode control
45C
GATE
C/T
M1
M0
GATE
C/T
M1
M0
00h
28F
28E
28D
28C
28B
28A
289
288
TSTAT*
Timer 0 and 1 extended status
411
–
–
–
–
–
T1OE
–
T0OE
00h
2FF
2FE
2FD
2FC
2FB
2FA
2F9
2F8
WDCON*
Watchdog control register
41F
PEW2
PRE1
PRE0
–
–
WDRUN
WDTOF
–
Note 6
WDL
WFEED1
WFEED2
NOTES:
*
SFRs are bit addressable.
#
SFRs are modified from or added to XA-G3 SFRs.
1. At reset, the BCR is loaded with the binary value 00000a11, where “a’ is the value on the BUSW pin. This defaults the address bus size to 24 bits.
2. SFR is loaded from the reset vector.
3. All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.
4. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other
purposes in future XA derivatives. The reset value shown for these bits is 0.
5. Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the
condition found on the EA pin. Thus, all PnCFGA registers will contain FF, and PnCFGB register will contain 00 when the XA begins
execution using internal code memory. When the XA begins execution using external code memory, the default configuration for pins that
are associated with the external bus will be push-pull. The PnCFGA and PnCFGB register contents will reflect this difference.
6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.
7. The RSTSRC register reflects the cause of the last XA-S3 reset. One bit will be set to 1, the others will be cleared to 0.
8. The XA guards writes to certain bits (typically interrupt flags) that may be altered directly by a peripheral function. This prevents loss of an
interrupt or other status if a bit was written directly by a peripheral action during the time between the read and write portions of an
instruction that performs a read-modify-write operation. Examples of such instructions are:
and
s0con,#$fb
clr
tr0
setb
ti_0
XA-S3 SFR bits that are guarded in this manner are: ADINT (in ADCON); CF, CCF4, CCF3, CCF2, CCF1, and CCF0 (in CCON); SI (in
I2CON); TI_0 and RI_0 (in S0CON); TI_1 and RI_1 (in S1CON); FE0, BR0, and OE0 (in S0STAT); FE1, BR1, and OE1 (in S1STAT); TF2 (in
T2CON); TF1, TF0, IE1, and IE0 (in TCON); and WDTOF (in WDCON).
9. The XA-S3 implements an 8-bit SFR bus, as stated in Chapter 8of the XA User Guide All SFR accesses must be 8-bit operations. Attempts
to write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.
Watchdog timer reload
Watchdog feed 1
Watchdog feed 2
45F
45D
45E
00h
xx
xx
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA-SCC | CMOS 16-bit communications microcontroller |
| XA1024 | Temperature Sensor(Frequencies Range Between 2 And 30 MHz)(溫度傳感器(頻率范圍: 2至 30 MHz)) |
| XA979 | Temperature Sensor(Frequencies Range Between 2 And 30 MHz)(溫度傳感器(頻率范圍: 2至 30 MHz)) |
| XAG30 | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| XAM1214-130 | RF POWER TRANSISTORS L-BAND RADAR APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA-SCC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS 16-bit communications microcontroller |
| XA-SK-AUDIO | 制造商:XMOS Ltd 功能描述:SLICEKIT AUDIO SLICE CARD |
| XA-SK-E100 | 制造商:XMOS Ltd 功能描述:10/100 ETHERNET SLICE CARD |
| XA-SK-GPIO | 制造商:XMOS Ltd 功能描述:GPIO SLICE CARD |
| XA-SK-ISBUS | 制造商:XMOS Ltd 功能描述:INDUSTRIAL SLICE CARD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。