- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372528 > X1242 Real Time Clock/Calendar/Alarms/CPU Supervisor(實時時鐘/日歷/鬧鐘/帶EEPROM的監(jiān)控) PDF資料下載
參數(shù)資料
| 型號： | X1242 |
| 英文描述： | Real Time Clock/Calendar/Alarms/CPU Supervisor(實時時鐘/日歷/鬧鐘/帶EEPROM的監(jiān)控) |
| 中文描述： | 實時時鐘/日歷/報警/ CPU監(jiān)控（實時時鐘/日歷/鬧鐘/帶EEPROM中的監(jiān)控） |
| 文件頁數(shù)： | 5/24頁 |
| 文件大?。?/td> | 119K |
| 代理商： | X1242 |
X1242 – Preliminary Information
Characteristics subject to change without notice.
5 of 24
REV 1.1.3 10/15/00
www.xicor.com
Clock/Calendar Register (YR, MO, DT, HR, MN, SC)
These registers depict BCD representations of the
time. As such, SC (Seconds) and MN (Minutes) range
from 00 to 59, HR (Hour) is 1 to 12 with an AM or PM
indicator (H21 bit) or 0 to 23 (with MIL = 1), DT (Date)
is 1 to 31, MO (Month) is 1 to 12, YR (year) is 0 to 99.
24-Hour Time
If the MIL bit of the HR register is 1, the RTC uses a
24-hour format. If the MIL bit is 0, the RTC uses a 12-
hour format and bit H21 functions as an AM/PM indi-
cator with a ‘1’ representing PM. The clock defaults to
Standard Time with H21 = 0.
Leap Years
Leap years add the day February 29 and are defined
as those years that are divisible by 4. Years divisible by
100 are not leap years, unless they are also divisible
by 400. This means that the year 2000 is a leap year,
the year 2100 is not. The X1242 does not correct for
the leap year in the year 2100.
STATUS REGISTER (SR)
The Status Register is located in the RTC area at
address 003FH. This is a volatile register only and is
used to control the WEL and RWEL write enable
latches, read two power status and two alarm bits. This
register is separate from both the array and the Clock/
Control Registers (CCR).
Table 2. Status Register (SR)
BAT: Battery Supply—Volatile
This bit set to “1” indicates that the device is operating
from V
BACK
, not V
CC
. It is a read only bit and is set/
reset by hardware.
AL1, AL0: Alarm Bits—Volatile
These bits announce if either alarm 1 or alarm 2 match
the real time clock. If there is a match, the respective
bit is set to ‘1’. The falling edge of the last data bit in a
SR Read operation resets the flags. Note: Only the AL
bits that are set when an SR read starts will be reset.
An alarm bit that is set by an alarm occurring during an
SR read operation will remain set after the read opera-
tion is complete.
RWEL: Register Write Enable Latch—Volatile
This bit is a volatile latch that powers up in the LOW
(disabled) state. The RWEL bit must be set to “1” prior
to any writes to the Clock/Control Registers. Writes to
RWEL bit do not cause a nonvolatile write cycle, so the
device is ready for the next operation immediately after
the stop condition. A write to the CCR requires both
the RWEL and WEL bits to be set in a specific
sequence. RWEL bit is reset after each high voltage or
reset by sending 00h to status register.
WEL: Write Enable Latch—Volatile
The WEL bit controls the access to the CCR and
memory array during a write operation. This bit is a
volatile latch that powers up in the LOW (disabled)
state. While the WEL bit is LOW, writes to the CCR or
any array address will be ignored (no acknowledge will
be issued after the Data Byte). The WEL bit is set by
writing a “1” to the WEL bit and zeroes to the other bits
of the Status Register. Once set, WEL remains set
until either reset to 0 (by writing a “0” to the WEL bit
and zeroes to the other bits of the Status Register) or
until the part powers up again. Writes to WEL bit do
not cause a nonvolatile write write cycle, so the device
is ready for the next operation immediately after the
stop condition.
RTCF: Real Time Clock Fail Bit—Volatile
This bit is set to a ‘1’ after a total power failure. This is
a read only bit that is set by hardware when the device
powers up after having lost all power to the device.
The bit is set regardless of whether V
applied first. The loss of one or the other supplies does
not result in setting the RTCF bit. The first valid write to
the RTC (writing one byte is sufficient) resets the
RTCF bit to ‘0’.
CC
or V
BACK
is
Unused Bits
These devices do not use bits 3 or 4, but must have a
zero in these bit positions. The Data Byte output dur-
ing a SR read will contain zeros in these bit locations.
CONTROL REGISTER
Block Protect Bits—BP2, BP1, BP0 (Nonvolatile)
The Block Protect Bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to
a protected block of memory is ignored. The block pro-
tect bits will prevent write operations to one of eight
segments of the array. The partitions are described in
Table 3 .
Addr
7
6
5
4
3
2
1
0
003Fh
BAT
AL1
AL0
0
0
RWEL
WEL
RTCF
Default
0
0
0
0
0
0
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| x1243(中文) | Real Time Clock/Calendar/Alarm with EEPROM(帶EEPROM的實時時鐘/日歷/鬧鐘) |
| X12xx-EVM(中文) | Xicor RTC X12xx-EVM User Guide(XICOR RTC X12xx-EVM評估板使用說明) |
| X187 | TEMPERATURSICHERUNG 187GRAD 5ST |
| X25 | 40V Single N-Channel HEXFET Power MOSFET in a D2-Pak package; A IRL1004S with Standard Packaging |
| X2001D-20 | NVRAM (EEPROM Based) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1242S8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SMD-RTC WITH EEPROM |
| X1243 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock/Calendar/Alarm with EEPROM |
| X1243S8 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Real Time Clock/Calendar/Alarm with EEPROM |
| X1243S8I | 制造商:Intersil Corporation 功能描述: 制造商:XICOR 功能描述: |
| X1243V8 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Real Time Clock/Calendar/Alarm with EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。