參數(shù)資料
型號(hào): WED2DL32512V38BC
元件分類: SRAM
英文描述: 512K X 32 MULTI DEVICE SRAM MODULE, 3.8 ns, PBGA119
封裝: PLASTIC, BGA-119
文件頁數(shù): 8/9頁
文件大?。?/td> 143K
代理商: WED2DL32512V38BC
8
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
WED2DL32512V
FIG. 4 WRITE TIMING DIAGRAM
NOTES:
1. D (A2) refers to output from address A2. D (A2+1) refers to output from the next internal burst address following A2.
2. OE must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data content in for the time period
prior to the byte write enable inputs being sampled.
3. Full-width WRITE can be initiated by BWE, BWa, - BWd LOW. Timing is shown assuming that the device was not enabled before entering into its sequence.
OE does not cause Q to be driven until after the following clock rising edge.
tKHKL
tKLKH
tKHKH
t
KHG WX
t
tKHDX
tDVKH
D(A1)
D(A2)
D(A3)
D (A4)
D(A5)
tEVKH
tSCVKH
tKHSCX
tKHEX
tAVKH
tKHAX
A1
A2
A3
A4
A5
WVKH
KHWX
CLK
ADSC
DQ
ADDR
OE
WRITE
CE
DON’T CARE
UNDEFINED
相關(guān)PDF資料
PDF描述
WED2DL32512V25BC 512K X 32 MULTI DEVICE SRAM MODULE, 2.5 ns, PBGA119
WED3DG6318V7D2 16M X 64 SYNCHRONOUS DRAM MODULE, DMA168
WED3DG6364V7D2 64M X 64 SYNCHRONOUS DRAM MODULE, DMA168
WED3DG639V75D2 8M X 64 SYNCHRONOUS DRAM MODULE, DMA168
WED3DG64128V7D1I 128M X 64 SYNCHRONOUS DRAM MODULE, DMA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WED2DL32512V38BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYNC SRAM|512KX32|CMOS|BGA|119PIN|PLASTIC
WED2DL32512V40BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYNC SRAM|512KX32|CMOS|BGA|119PIN|PLASTIC
WED2DL32512V40BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 Synchronous Pipeline Burst SRAM
WED2DL32512V-B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SSRAM MCP
WED2DL32512V-BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TMS320C6202. TMS320C6203. TMS320C6204. TMS320C6 Families