- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68460 > W78M32V100BC (WHITE ELECTRONIC DESIGNS CORP) 8M X 32 FLASH 3.3V PROM, 100 ns, PBGA159 PDF資料下載
參數(shù)資料
| 型號： | W78M32V100BC |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | PROM |
| 英文描述： | 8M X 32 FLASH 3.3V PROM, 100 ns, PBGA159 |
| 封裝： | 13 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-159 |
| 文件頁數(shù)： | 51/54頁 |
| 文件大小： | 789K |
| 代理商： | W78M32V100BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W78M32V-XBX
April 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specications without notice.
STANDBY MODE
When the system is not reading or writing to the device, it
can place the device in the standby mode. In this mode,
current consumption is greatly reduced, and the outputs are
placed in the high impedance state, independent of the OE#
input. The device enters the CMOS standby mode when the
CS# and RESET# pins are both held at VIO ± 0.3 V. If CS#
and RESET# are held at VIH, but not within VIO ± 0.3 V, the
device will be in the standby mode, but the standby current
will be greater. The device requires standard access time
(tCS) for read access when the device is in either of these
standby modes, before it is ready to read data.
If the device is deselected during erasure or programming,
the device draws active current until the operation is
completed.
ICC3 in the DC Characteristics table represents the CMOS
standby current specication.
AUTOMATIC SLEEP MODE
The automatic sleep mode minimizes Flash device energy
consumption. The device automatically enables this mode
when addresses remain stable for tACC + 150 ns. The
automatic sleep mode is independent of the CS#, WE#,
and OE# control signals. Standard address access timings
provide new data when addresses are changed. While in
sleep mode, output data is latched and always available
to the system. Note that during automatic sleep mode,
OE# must be at VIH before the device reduces current
to the stated sleep mode specication. ICC5 in the DC
Characteristics table represents the automatic sleep mode
current specication.
RESET#: HARDWARE RESET PIN
The RESET# pin provides a hardware method of resetting
the device to reading array data. When the RESET# pin is
driven low for at least a period of tRP, the device immediately
terminates any operation in progress, tristates all output
pins, and ignores all read/write commands for the duration
of the RESET# pulse. The device also resets the internal
state machine to reading array data. The operation that
was interrupted should be reinitiated once the device is
ready to accept another command sequence, to ensure
data integrity.
Current is reduced for the duration of the RESET# pulse.
When RESET# is held at VSS±0.3 V, the device draws
CMOS standby current (ICC4). If RESET# is held at VIL but
not within VSS±0.3 V, the standby current will be greater.
The RESET# pin may be tied to the system reset circuitry.
A system reset would thus also reset the Flash memory,
enabling the system to read the boot-up rmware from the
Flash memory.
If RESET# is asserted during a program or erase operation,
the RY/BY# pin remains a “0” (busy) until the internal reset
operation is complete, which requires a time of tREADY (during
Embedded Algorithms). The system can thus monitor RY/
BY# to determine whether the reset operation is complete.
If RESET# is asserted when a program or erase operation
is not executing (RY/BY# pin is “1”), the reset operation is
completed within a time of tREADY (not during Embedded
Algorithms). The system can read data tRH after the RESET#
pin returns to VIH.
Refer to theAC Characteristic tables for RESET# parameters
and to Figure 14 for the timing diagram.
OUTPUT DISABLE MODE
When the OE# input is at VIH, output from the device is
disabled. The output pins (except for RY/BY#) are placed
in the highest Impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W78M32V120BM | 8M X 32 FLASH 3.3V PROM, 120 ns, PBGA159 |
| W78M32V90BM | 8M X 32 FLASH 3.3V PROM, 90 ns, PBGA159 |
| W78M32V70BC | 8M X 32 FLASH 3.3V PROM, 70 ns, PBGA159 |
| W78M32VP110BC | 8M X 32 FLASH 3.3V PROM, 110 ns, PBGA159 |
| W78M32VP110BM | 8M X 32 FLASH 3.3V PROM, 110 ns, PBGA159 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W78M32V100BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx32 Flash 3.3V Page Mode Simultaneous Read/Write Operation Multi-Chip Package |
| W78M32V100BM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx32 Flash 3.3V Page Mode Simultaneous Read/Write Operation Multi-Chip Package |
| W78M32V120BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx32 Flash 3.3V Page Mode Simultaneous Read/Write Operation Multi-Chip Package |
| W78M32V120BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx32 Flash 3.3V Page Mode Simultaneous Read/Write Operation Multi-Chip Package |
| W78M32V120BM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx32 Flash 3.3V Page Mode Simultaneous Read/Write Operation Multi-Chip Package |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。