參數(shù)資料
型號: W25Q20BWUXIP
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 2M X 1 SPI BUS SERIAL EEPROM, PDSO8
封裝: 2 X 3 MM, GREEN, USON-8
文件頁數(shù): 50/70頁
文件大小: 2106K
代理商: W25Q20BWUXIP
W25Q20BW
- 54 -
8.2.36 Erase Security Registers (44h)
The W25Q20BW offers four 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the four security registers.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #0*
00h
0 0 0 0
Don’t Care
Security Register #1
00h
0 0 0 1
0 0 0 0
Don’t Care
Security Register #2
00h
0 0 1 0
0 0 0 0
Don’t Care
Security Register #3
00h
0 0 1 1
0 0 0 0
Don’t Care
* Please note that Security Register 0 is Reserved by Winbond for future use. It is
recommended to use Security registers 1- 3 before using register 0.
The Erase Security Register instruction sequence is shown in figure 34. The /CS pin must be driven high
after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed.
After /CS is driven high, the self-timed Erase Security Register operation will commence for a time
duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read
Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is
a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch
(WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-0) in the Status
Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the
corresponding security register will be permanently locked, Erase Security Register instruction to that
register will be ignored (See 8.1.9 for detail descriptions).
Figure 34. Erase Security Registers Instruction Sequence
Instruction (44h)
相關PDF資料
PDF描述
W25Q32BVSSAG 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BVSSAP 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BWSNIP 4M X 8 SPI BUS SERIAL EEPROM, DSO8
W25Q32BWSSIG 4M X 8 SPI BUS SERIAL EEPROM, PDSO8
W25Q40BWSNIP 4M X 1 SPI BUS SERIAL EEPROM, PDSO8
相關代理商/技術參數(shù)
參數(shù)描述
W25Q20BWZPIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWZPIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20CLSNIG 功能描述:IC FLASH SPI 2MBIT 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:SpiFlash® 標準包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-MSOP 包裝:帶卷 (TR)
W25Q20CLZPIG 功能描述:IC FLASH SPI 2MBIT 8WSON RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:SpiFlash® 標準包裝:2,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 異步 存儲容量:256K (32K x 8) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:28-TSSOP(0.465",11.8mm 寬) 供應商設備封裝:28-TSOP 包裝:帶卷 (TR) 其它名稱:71V256SA15PZGI8
W25Q256FVEIG 制造商:Winbond Electronics Corp 功能描述: 制造商:Winbond Electronics Corp 功能描述:IC FLASH 256MBIT 80MHZ 8WSON