參數(shù)資料
型號: VSP2582RHNR
廠商: TEXAS INSTRUMENTS INC
元件分類: 模擬信號調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, PQCC36
封裝: GREEN, PLASTIC, QFN-36
文件頁數(shù): 4/22頁
文件大?。?/td> 435K
代理商: VSP2582RHNR
T=C/(16384
I
)
MIN
(1)
SR=I
/C
MAX
(2)
SBES002A – JUNE 2008 – REVISED SEPTEMBER 2008................................................................................................................................................. www.ti.com
At the CDS circuit, the CCD offset is compensated as a difference between the reference level and the data level
of the OB pixel. The compensated signal levels are recognized as actual OB levels, and outputs are clamped to
OB levels set by the serial interface. These OB levels are the base of black for the effective pixel period
thereafter.
Since the DPGA is a gain stage outside the OB loop, OB levels are not affected even when the gain changes.
The converging time of the OB loop is determined based on the capacitor value connected to the COB terminal
and the output from the current output data-to-analog converter (DAC) of the loop. The time constant can be
obtained from following equation:
xxx
Where C is the capacitor value connected to COB, and IMIN is minimum current (0.15 A) of the current DAC.
which is a current equivalent to 1 LSB of the DAC output. When C = 0.1
F, T will be 40.7 s. The slew rate, SR,
can be obtained from following equation:
xxx
Where, C is the capacitor value connected to COB, and IMAX is maximum current (153 A) of the current DAC,
with a current equivalent to 1023 LSB of the DAC output.
DAC output current multiplication is provided. This function increases the DAC output current through the serial
interface at x2, x4 and x8. Increased DAC current shortens the time constant of the OB loop. This function is
effective when a particular OB level changes significantly and requires fast loop setting.
On device power up, the COB capacitor voltages have not charged. For fast start up, a COB voltage boost-up
circuit is provided.
The OB clamp level (digital output value) can be set from an external source through the serial interface by
inputting a digital code to the OB clamp level register. The digital code to be input and the corresponding OB
clamp level are shown in Table 2.
Table 2. Input Code and OB Clamp Level to be Set
CLAMP LEVEL
CODE
VSP2582 (12-BIT)
0 0000 (default)
64 LSB
0 0001
72 LSB
:
0 0110
112 LSB
0 0111
120 LSB
0 1000 (default)
128 LSB
0 1001
136 LSB
:
1 1110
304 LSB
1 1111
312 LSB
12
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): VSP2582
相關(guān)PDF資料
PDF描述
VSPLD53TED1-669.3265 VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 669.3265 MHz
VSPM634D-644.5313MHZ VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 644.5313 MHz
VT048A015T100TP 1-OUTPUT 161 W DC-DC REG PWR SUPPLY MODULE
VT048A015T100FP 1-OUTPUT 161 W DC-DC REG PWR SUPPLY MODULE
VT048A080T030TP 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VSP2582RHNRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B 36MHz AFE for DVC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
VSP2590 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL-CHANNEL IMAGE SENSOR ANALOG FRONT-END
VSP2590ZWV 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 16B 41.5MSPS 2Ch AFE For CCD Sensors RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
VSP2590ZWVR 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 16B 41.5MSPS 2Ch AFE For CCD Sensors RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
VSP3000 制造商:BB 制造商全稱:BB 功能描述:12-Bit, 6MHz CCD/CIS SIGNAL PROCESSOR