- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄297772 > VMS115 TELECOM, DATA ENCRYPTION CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | VMS115 |
| 元件分類(lèi)： | 加密電路 |
| 英文描述： | TELECOM, DATA ENCRYPTION CIRCUIT, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁(yè)數(shù)： | 9/64頁(yè) |
| 文件大小： | 572K |
| 代理商： | VMS115 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
VLSI Technology, a subsidiary of Philips Semiconductors
8/10/99
17
Revision: 2.3
906
Data Sheet
5.1.5.3
VMS115 Rules for ORDY
The VMS115 will set ORDY high whenever there are at least 8 words (32 bytes) of data that have
been processed and are available to be read from the IPB. Otherwise ORDY will be low.
EXCEPT
The VMS115 will set ORDY high when the last 8 words or less are processed and available to be
read from the IPB. The VMS115 must clear ORDY (low) when the first word of the last transfer
is read. ORDY will remain low until the context data is valid. ORDY will then be set high when
the context data (digest) is valid. The context data will be valid immediately if there is no hash
operation. ORDY will be cleared (low) when the first word of context information is READ from
the VMS115.
NOTE: This implies that the DMA must read the context even if there is no digest.
5.1.5.4
Host Rules for ORDY
The host will sample ORDY prior to DMA access to the VMS115. When ORDY is high, the host
will always read 8 words (32 bytes) of information unless it is the end of the packet. The host will
read only the remaining words in a packet (8 or less) at the end of a packet.
The host may break up the 8 words of data transfer into multiple DMA accesses to the VMS115.
However, the DMA should only check ORDY after the entire 8 words (32 bytes) have been trans-
ferred.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VN-84-AR-1 | 9800 MHz - 10400 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS |
| VN-84-ARD-1 | 9800 MHz - 10400 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS |
| VN-84-AS-1 | 9800 MHz - 10400 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS |
| VN-86-AR-1 | 10000 MHz - 10500 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS |
| VN-86-ARD-1 | 10000 MHz - 10500 MHz RF/MICROWAVE SGL POLE TRIPLE THROW SWITCH, 1.7 dB INSERTION LOSS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VMS1177 | 制造商:CPI 制造商全稱:CPI 功能描述:Magnetron |
| VMS1197B | 制造商:CPI 制造商全稱:CPI 功能描述:Magnetron |
| VMS128K8MB-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module |
| VMS128K8MC-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module |
| VMS128K8MF-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。