參數(shù)資料
型號: VG36641641DTL-8H
廠商: Electronic Theatre Controls, Inc.
英文描述: CMOS Synchronous Dynamic RAM
中文描述: 同步動態(tài)隨機存儲器的CMOS
文件頁數(shù): 23/69頁
文件大小: 1364K
代理商: VG36641641DTL-8H
Document :1G5-0177
Rev.2
Page 23
VIS
VG36644041DT / VG36648041DT / VG36641641DT
CMOS Synchronous Dynamic RAM
9.3 Write to Read Command Interval
The write command to read command interval is also a minimum of 1 cycle. Only the write data before the read command
will be written. The data bus must be Hi-Z at least one cycle prior to the first D
OUT
.
WRITE to READ Command Interval
9.4 Read to Write Command Interval
During a read cycle, READ can be interrupted by WRITE.
DQM must be in High at least 3 clocks prior to the write command. There is a restriction to avoid a data conflict. The data
bus must be Hi-Z using DQM before Write.
Burst lengh=4
CLK
Command
CAS latency=2
DQ
Command
CAS latency=3
DQ
QB0
QB3
QB2
QB1
WRITE A
Write A
T0
T1
T2
T3
T4
T5
T6
T7
T8
QB0
QB3
QB2
QB1
1 cycle
Read B
DA0
Read B
DA0
Hi-Z
Hi-Z
相關(guān)PDF資料
PDF描述
VG36641641DT CMOS Synchronous Dynamic RAM
VG36641641BT CMOS Synchronous Dynamic RAM
VG509A EPROM-Based 8-bit micro-controller
VGFX200K-SERIES ASIC
VGFX20K-SERIES ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VG3664321412BT 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36643241BT-10 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36643241BT-7 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36643241BT-8 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG366440(80/16)41DT(L)-6 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM