- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202173 > V59C1G01408QAUP5E (PROMOS TECHNOLOGIES INC) 256M X 4 DDR DRAM, BGA68 PDF資料下載
參數(shù)資料
| 型號(hào)： | V59C1G01408QAUP5E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 256M X 4 DDR DRAM, BGA68 |
| 封裝： | GREEN, FBGA-68 |
| 文件頁(yè)數(shù)： | 8/79頁(yè) |
| 文件大?。?/td> | 1028K |
| 代理商： | V59C1G01408QAUP5E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)
16
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
Off- Chip-Driver Adjust Program
4 bit burst code inputs to all DQs
Operation
DT0
DT1
DT2
DT3
Pull-up driver strength
Pull-down driver strength
00
0
NOP (no operation)
00
0
1
Increase by 1 step
NOP
00
1
0
Decrease by 1 step
NOP
01
0
NOP
Increase by 1 step
10
0
NOP
Decrease by 1 step
01
0
1
Increase by 1 step
01
1
0
Decrease by 1 step
Increase by 1 step
10
0
1
Increase by 1 step
Decrease by 1 step
10
1
0
Decrease by 1 step
Other Combinations
Reserved
For proper operation of adjust mode, WL = RL - 1 = AL + CL -1 clocks and tDS / tDH should be met as the fol-
lowing timing diagram. Input data pattern for adjustment, DT0 - DT3 is fixed and not affected by MRS
addressing mode (i.e. sequential or interleave). Burst length of 4 have to be programmed in the MRS for OCD
impedance adjustment.
NOP
EMRS
CMD
CK
DQS_in
DQ_in
tDS tDH
WL
OCD adj ust mode
OCD calibratio n mode exit
tWR
EMRS
CK
DQS
NOP
DT0
DT1
DT2
DT3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V59C1G01804QALF19 | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01804QALF25A | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01804QAUJ19AH | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01804QAUJ25AI | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01808QALF19E | 128M X 8 DDR DRAM, BGA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。