- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202173 > V59C1G01408QAUP5E (PROMOS TECHNOLOGIES INC) 256M X 4 DDR DRAM, BGA68 PDF資料下載
參數(shù)資料
| 型號： | V59C1G01408QAUP5E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 256M X 4 DDR DRAM, BGA68 |
| 封裝： | GREEN, FBGA-68 |
| 文件頁數(shù)： | 36/79頁 |
| 文件大?。?/td> | 1028K |
| 代理商： | V59C1G01408QAUP5E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
41
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Burst Write followed by Precharge
Minimum Write to Precharge command spacing to the same bank = WL + BL/2 + tWR. For write cycles, a
delay must be satisfied from the completion of the last burst write cycle until the Precharge command can be
issued. This delay is known as a write recovery time (t WR ) referenced from the completion of the burst write
to the Precharge command. No Precharge command should be issued prior to the tWR delay, as DDR2
SDRAM does not support any burst interrupt by a Precharge command. tWR is an analog timing parameter
(see the AC table in this datasheet) and is not the programmed value for tWR in the MRS.
Burst Write followed by Precharge : WL = (RL - 1) = 3, BL = 4, tWR = 3
Burst Write followed by Precharge : WL = (RL - 1) = 4, BL = 4, tWR = 3
NOP
WRITE A
Post CAS
T0
T2
T1
T3
T4
T5
T6
T7
T8
WL = 3
BW-P3
CMD
DQ
NOP
DIN A0 DIN A1 DIN A2 DIN A3
tWR
Completion of
the Burst Write
Precharge
A
NOP
DQS,
DQS
CK, CK
NOP
WRITE A
Post CAS
T0
T2
T1
T3
T4
T5
T6
T7
T9
WL = 4
BW-P4
CMD
DQ
NOP
DIN A0 DIN A1 DIN A2 DIN A3
tWR
Completion of
the Burst Write
Precharge
A
NOP
DQS,
DQS
CK, CK
相關PDF資料 |
PDF描述 |
|---|---|
| V59C1G01804QALF19 | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01804QALF25A | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01804QAUJ19AH | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01804QAUJ25AI | 128M X 8 DDR DRAM, PBGA68 |
| V59C1G01808QALF19E | 128M X 8 DDR DRAM, BGA68 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。