- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202172 > V59C1512168QALP25E (PROMOS TECHNOLOGIES INC) 32M X 16 DDR DRAM, BGA92 PDF資料下載
參數(shù)資料
| 型號： | V59C1512168QALP25E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 32M X 16 DDR DRAM, BGA92 |
| 封裝： | GREEN, FBGA-92 |
| 文件頁數(shù)： | 18/79頁 |
| 文件大?。?/td> | 1028K |
| 代理商： | V59C1512168QALP25E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
25
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Posted CAS
Posted CAS operation is supported to make command and data bus efficient for sustainable bandwidths in
DDR2 SDRAM. In this operation, the DDR2 SDRAM allows a Read or Write command to be issued immedi-
ately after the RAS bank activate command (or any time during the RAS to CAS delay time, tRCD, period).
The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read
Latency (RL) is the sum of AL and the CAS latency (CL). Therefore if a user chooses to issue a Read/Write
command before the tRCDmin, then AL greater than 0 must be written into the EMRS. The Write Latency
(WL) is always defined as RL - 1 (Read Latency -1) where Read Latency is defined as the sum of Additive
Latency plus CAS latency (RL=AL+CL). If a user chooses to issue a Read command after the tRCDmin
period, the Read Latency is also defined as RL = AL + CL.
Read followed by a write to the same bank, Activate to Read delay < tRCDmin:
AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL -1) = 4, BL = 4
Dout0 Dout1 Dout2Dout3
CMD
DQ
0
2
34
5
6
7
8
9
10
11
12
-1
1
tRCD
AL = 2
" tRAC"
RL = AL + CL = 5
CL = 3
WL = RL -1 = 4
Din0 Din1
Din2 Din3
PostCAS1
DQS,
DQS
Activate
Read
Write
Bank A
CK, CK
Read followed by a write to the same bank, Activate to Read delay < tRCDmin:
AL = 2 and CL = 3, RL = (AL + CL) = 5, WL = (RL -1) = 4, BL = 8
CMD
DQ
0
2
34
5
6
7
8
9
10
11
12
1
tRCD
AL = 2
" tRAC"
RL = AL + CL = 5
CL = 3
WL = RL -1 = 4
PostCAS3
DQS,
DQS
Activate
Read
Bank A
Din0 Din1
Din2 Din3
Write
Bank A
Dout0
Dout1
Dout2 Dout3
Dout0
Dout1
Dout2 Dout3
CK, CK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V59C1512168QAUF37I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QAUJ19H | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QAUJ25 | 32M X 16 DDR DRAM, PBGA92 |
| V59C1G01408QAUP5E | 256M X 4 DDR DRAM, BGA68 |
| V59C1G01804QALF19 | 128M X 8 DDR DRAM, PBGA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。