參數(shù)資料
型號(hào)： V59C1512168QALP25E
廠商： PROMOS TECHNOLOGIES INC
元件分類： DRAM
英文描述： 32M X 16 DDR DRAM, BGA92
封裝： GREEN, FBGA-92
文件頁(yè)數(shù)： 16/79頁(yè)
文件大?。?/td> 1028K
代理商： V59C1512168QALP25E
23
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Bank Activate Command
The Bank Activate command is issued by holding CAS and WE high with CS and RAS low at the rising edge
of the clock. The bank addresses of BA0 - BA 2 are used to select the desired bank. The row addresses A0
through A13 are used to determine which row to activate in the selected bank for x4 and x8 organised compo-
nents. For x16 components row addresses A0 through A12 have to be applied. The Bank Activate command
must be applied before any Read or Write operation can be executed. Immediately after the bank active com-
mand, the DDR2 SDRAM can accept a read or write command (with or without Auto-Precharge) on the fol-
lowing clock cycle. If a R/W command is issued to a bank that has not satisfied the tRCDmin specification,
then additive latency must be programmed into the device to delay the R/W command which is internally
issued to the device. The additive latency value must be chosen to assure tRCDmin is satisfied. Additive
latencies of 0, 1, 2, 3 and 4 are supported. Once a bank has been activated it must be precharged before
another Bank Activate command can be applied to the same bank. The bank active and precharge times are
defined as tRAS and tRP, respectively. The minimum time interval between successive Bank Activate com-
mands to the same bank is determined (tRC). The minimum time interval between Bank Active commands, to
any other bank, is the Bank A to Bank B delay time (tRRD).
Bank Activate Command Cycle: tRCD = 3, AL = 2, tRP = 3, tRRD = 2
Address
Command
T0
T2
T1
T3
T4
Col. Addr.
Bank A
Row Addr.
Bank B
Col. Addr.
Bank B
Internal RAS-CAS delay tRCDmin.
Bank A to Bank B delay tRRD.
Activate
Bank B
Read A
Posted CAS
Activate
Bank A
Read B
Posted CAS
Read A
Begins
Row Addr.
Bank A
Addr.
Bank A
Precharge
Bank A
Addr.
Bank B
Precharge
Bank B
Row Addr.
Bank A
Activate
Bank A
tRP Row Precharge Time (Bank A)
tRC Row Cycle Time (Bank A)
Tn
Tn+1
Tn+2
Tn+3
ACT
RAS-RAS delay tRRD.
tRAS Row Active Time (Bank A)
additive latency AL=2
CK, CK
相關(guān)PDF資料
PDF描述
V59C1512168QAUF37I 32M X 16 DDR DRAM, PBGA92
V59C1512168QAUJ19H 32M X 16 DDR DRAM, PBGA92
V59C1512168QAUJ25 32M X 16 DDR DRAM, PBGA92
V59C1G01408QAUP5E 256M X 4 DDR DRAM, BGA68
V59C1G01804QALF19 128M X 8 DDR DRAM, PBGA68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4E 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*