- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202172 > V58C2256164SBLJ5B (PROMOS TECHNOLOGIES INC) 16M X 16 DDR DRAM, 0.65 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | V58C2256164SBLJ5B |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 16 DDR DRAM, 0.65 ns, PBGA60 |
| 封裝： | LEAD FREE, MO-233, FBGA-60 |
| 文件頁數(shù)： | 24/62頁 |
| 文件大?。?/td> | 983K |
| 代理商： | V58C2256164SBLJ5B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
30
V58C2256(804/404/164)SB Rev. 1.0 November 2003
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SB
NOTE: (continued)
Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is
met. Once tRCD is met, the bank will be in the “row active” state.
Read w/Auto-Precharge Enabled: Starts with registration of a READ command with AUTO PRECHARGE
enabled and ends when tRP has been met. Once tRP is met, the bank will
be in the idle state.
Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE
enabled and ends when tRP has been met. Once tRP is met, the bank will
be in the idle state.
5. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be
applied on each positive clock edge during these states.
Refreshing: Starts with registration of an AUTO REFRESH command and ends when
tRC is met. Once tRFC is met, the DDR SDRAM will be in the “all banks
idle” state.
Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends
when tMRD has been met. Once tMRD is met, the DDR SDRAM will be in
the “all banks idle” state.
Precharging All: Starts with registration of a PRECHARGE ALL command and ends when
tRP is met. Once tRP is met, all banks will be in the idle state.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE
enabled and READs or WRITEs with AUTO PRECHARGE disabled.
11. Requires appropriate DM masking.
相關PDF資料 |
PDF描述 |
|---|---|
| V58C2256404SCLS7I | 64M X 4 DDR DRAM, 0.75 ns, PBGA60 |
| V58C2256404SHUT6E | 64M X 4 DDR DRAM, PDSO66 |
| V58C2256804SHLJ5E | 32M X 8 DDR DRAM, PBGA60 |
| V58C2256804SHUE6E | 32M X 8 DDR DRAM, PDSO66 |
| V58C2256804SHUR6 | 32M X 8 DDR DRAM, PBGA60 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| V58C2256324SAB30 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB30 |
| V58C2256324SAB33 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB33 |
| V58C2256324SAB36 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB36 |
| V58C2256324SAH30 | 制造商:Marvell 功能描述:Marvell V58C2256324SAH30 |
| V58C2256324SAH33 | 制造商:Marvell 功能描述:Marvell V58C2256324SAH33 |
發(fā)布緊急采購，3分鐘左右您將得到回復。