- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202172 > V54C365164VCT8PC (MOSEL-VITELIC) 4M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | V54C365164VCT8PC |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 47/54頁 |
| 文件大?。?/td> | 1570K |
| 代理商： | V54C365164VCT8PC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
51
V54C365164VC Rev. 0.8 July 2001
MOSEL VITELIC
V54C365164VC
Clock Enable (CKE) Truth Table:
Abbreviations:
RA = Row Address
BS = Bank Address
CA = Column Address
AP = Auto Precharge
Notes for SDRAM function truth table:
1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (andAP).
5. Illegal if any bank is not Idle.
6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any
command other than EXIT.
7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
8. Must be legal command as defined in the SDRAM function truth table.
STATE(n)
CKE
n-1
CKE
nCS
RAS
CAS
WE
Addr
ACTION
Self-Refresh6
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
INVALID
EXIT Self-Refresh, Idle after tRC
ILLEGAL
NOP (Maintain Self-Refresh)
Power-Down
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
INVALID
EXIT Power-Down, > Idle.
ILLEGAL
NOP (Maintain Low-Power Mode)
All. Banks
Idle7
H
L
H
L
X
H
L
X
H
L
X
H
L
H
L
X
H
L
X
H
L
X
Refer to the function truth table
Enter Power- Down
ILLEGAL
Enter Self-Refresh
ILLEGAL
NOP
Any State
other than
listed above
H
L
H
L
H
L
X
Refer to the function truth table
Begin Clock Suspend next cycle8
Exit Clock Suspend next cycle8.
Maintain Clock Suspend.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V55C2256164VBT10I | 16M X 16 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| V55C3256164VGLK-10IPC | SYNCHRONOUS DRAM, PBGA54 |
| V55C3256164VGLK-7HPC | SYNCHRONOUS DRAM, PBGA54 |
| V580MC04 | VCO, 850 MHz - 890 MHz |
| V707S001 | VCO, 500 MHz - 1000 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C365164VD | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16 |
| V54C365324V | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT ULTRA HIGH PERFORMANCE 2M X 32 SDRAM 4 BANKS X 512Kbit X 32 |
| V54C365404VD | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 16M X 4 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 4 |
| V54C365804VC | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8 |
| V54C365804VD | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125 MHz 3.3 VOLT 8M X 8 SYNCHRONOUS DRAM 4 BANKS X 2Mbit X 8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。