參數(shù)資料
型號(hào): V54C3128164VT
廠商: Mosel Vitelic, Corp.
英文描述: E32 FAMILY - LEAD FREE
中文描述: 128Mbit SDRAM的3.3伏,第二的TSOP / SOC的包裝8米× 16,16米x 8,32 × 4
文件頁(yè)數(shù): 17/49頁(yè)
文件大?。?/td> 694K
代理商: V54C3128164VT
17
V54C3128(16/80/40)4V(T/S) Rev. 1.2 August 2002
MOSEL VITELIC
V54C3128(16/80/40)4V(T/S)
Notes for AC Parameters:
1.
For proper power-up see the operation section of this data sheet.
2.
AC timing tests have V
IL
= 0.8V and V
IH
= 2.0V with the timing referenced to the 1.4 V crossover point. The transition
time is measured between V
IH
and V
IL
. All AC measurements assume t
T
= 1ns with the AC output load circuit shown
in Figure 1.
4.
If clock rising time is longer than 1 ns, a time (t
T
/2 – 0.5) ns has to be added to this parameter.
5.
If t
T
is longer than 1 ns, a time (t
T
– 1) ns has to be added to this parameter.
6.
These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as
follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
7.
Referenced to the time which the output achieves the open circuit condition, not to output voltage levels
Read Cycle
21
t
OH
Data Out Hold Time
3
3
3
3
ns
2
22
t
LZ
Data Out to Low Impedance Time
1
1
1
0
ns
23
t
HZ
Data Out to High Impedance Time
3
6
3
7
3
7
3
8
ns
7
24
t
DQZ
DQM Data Out Disable Latency
2
2
2
2
CLK
Write Cycle
25
t
WR
Write Recovery Time
2
2
2
2
CLK
26
t
DQW
DQM Write Mask Latency
0
0
0
0
CLK
#
Symbol
Parameter
Limit Values
Unit
Note
-6
-7PC
-7
-8PC
Min. Max. Min. Max. Min. Max. Min. Max.
1.4V
1.4V
tCS
tCH
tAC
tAC
tLZ
tOH
tHZ
CLK
COMMAND
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
VIH
VIL
t
T
Figure 1.
tCK
AC Characteristics
(Cont’d)
相關(guān)PDF資料
PDF描述
V54C3128804VAT7 HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
V54C3128804VAT8 HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
V54C3128804VT MORAY EEL
V54C3128804VS 128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4
V54C3128804VAT HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V54C3128404VBGA 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, BGA PACKAGE
V54C3128404VS 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4
V54C3128404VT 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4
V54C3128804VAT 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8
V54C3128804VAT7 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8