- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359325 > V54C3128164VT (Mosel Vitelic, Corp.) E32 FAMILY - LEAD FREE PDF資料下載
參數(shù)資料
| 型號： | V54C3128164VT |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | E32 FAMILY - LEAD FREE |
| 中文描述： | 128Mbit SDRAM的3.3伏，第二的TSOP / SOC的包裝8米× 16，16米x 8，32 × 4 |
| 文件頁數(shù)： | 14/49頁 |
| 文件大?。?/td> | 694K |
| 代理商： | V54C3128164VT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
MOSEL VITELIC
V54C3128(16/80/40)4V(T/S)
14
V54C3128(16/80/40)4V(T/S) Rev. 1.2 August 2002
with Auto-Precharge
function is initiated. The
SDRAM automatically enters the precharge opera-
tion a time delay equal to t
WR
(Write recovery time)
after the last data in.
Precharge Command
There is also a separate precharge command
available. When RAS and WE are low and CAS is
high at a clock timing, it triggers the precharge
operation. Three address bits, BA0, BA1 and A10
are used to define banks as shown in the following
list. The precharge command can be imposed one
clock before the last data out for CAS latency = 2,
two clocks before the last data out for CAS latency
= 3. Writes require a time delay twr from the last
data out to apply the precharge command.
Bank Selection by Address Bits:
Burst Termination
Once a burst read or write operation has been ini-
tiated, there are several methods in which to termi-
nate the burst operation prematurely. These
methods include using another Read or Write Com-
mand to interrupt an existing burst operation, use a
Precharge Command to interrupt a burst cycle and
close the active bank, or using the Burst Stop Com-
mand to terminate the existing burst operation but
leave the bank open for future Read or Write Com-
mands to the same page of the active bank. When
interrupting a burst with another Read or Write
Command care must be taken to avoid I/O conten-
tion. The Burst Stop Command, however, has the
fewest restrictions making it the easiest method to
use when terminating a burst operation before it has
been completed. If a Burst Stop command is issued
during a burst write operation, then any residual
data from the burst write cycle will be ignored. Data
that is presented on the I/O pins before the Burst
Stop Command is registered will be written to the
memory.
A10
BA0
BA1
0
0
0
Bank 0
0
0
1
Bank 1
0
1
0
Bank 2
0
1
1
Bank 3
1
X
X
all Banks
Recommended Operation and Characteristics for LV-TTL
T
A
= 0 to 70
°
C; V
SS
= 0 V; V
CC
,V
CCQ
= 3.3 V
±
0.3 V
Note:
1.
2.
All voltages are referenced to V
.
V
may overshoot to V
+ 2.0 V for pulse width of < 4ns with 3.3V. V
may undershoot to -2.0 V for pulse width < 4.0 ns with
3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
Parameter
Symbol
Limit Values
Unit
Notes
min.
max.
Input high voltage
V
IH
2.0
Vcc+0.3
V
1, 2
Input low voltage
V
IL
– 0.3
0.8
V
1, 2
Output high voltage (I
OUT
= – 4.0 mA)
V
OH
2.4
–
V
Output low voltage (I
OUT
= 4.0 mA)
V
OL
–
0.4
V
Input leakage current, any input
(0 V < V
IN
< 3.6 V, all other inputs = 0 V)
I
I(L)
– 5
5
μ
A
Output leakage current
(DQ is disabled, 0 V < V
OUT
< V
CC
)
I
O(L)
– 5
5
μ
A
相關PDF資料 |
PDF描述 |
|---|---|
| V54C3128804VAT7 | HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
| V54C3128804VAT8 | HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
| V54C3128804VT | MORAY EEL |
| V54C3128804VS | 128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128804VAT | HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| V54C3128404VBGA | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, BGA PACKAGE |
| V54C3128404VS | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128404VT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128804VAT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
| V54C3128804VAT7 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。