參數(shù)資料
型號: uPSD3254B-24T1T
廠商: 意法半導體
英文描述: Flash Programmable System Devices with 8032 Microcontroller Core
中文描述: 閃存可編程系統(tǒng)設備與8032微控制器內(nèi)核
文件頁數(shù): 101/175頁
文件大小: 1731K
代理商: UPSD3254B-24T1T
101/175
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
PSD MODULE
I
The PSD Module provides configurable
Program and Data memories to the 8032 CPU
core (MCU). In addition, it has its own set of I/O
ports and a PLD with 16 macrocells for general
logic implementation.
I
Ports A,B,C, and D are general purpose
programmable I/O ports that have a port
architecture which is different from the I/O ports
in the MCU Module.
I
The PSD Module communicates with the MCU
Module through the internal address, data bus
(A0-A15, D0-D7) and control signals (RD, WR,
PSEN, ALE, RESET). The user defines the
Decoding PLD in the PSDsoft Development
Tool and can map the resources in the PSD
Module to any program or data address space.
Figure 50 shows the functional blocks in the
PSD Module.
Functional Overview
I
1 or 2 Mbit Flash memory. This is the main
Flash memory. It is divided into eight equal-
sized blocks that can be accessed with user-
specified addresses.
I
Secondary 256 Kbit Flash boot memory. It is
divided into four equal-sized blocks that can be
accessed with user-specified addresses. This
secondary memory brings the ability to execute
code and update the main Flash concurrently.
I
256 Kbit SRAM. The SRAM’s contents can be
protected from a power failure by connecting an
external battery.
I
CPLD with 16 Output Micro Cells (OMCs} and
20 Input Micro Cells (IMCs). The CPLD may be
used to efficiently implement a variety of logic
functions for internal and external control.
Examples include state machines, loadable
shift registers, and loadable counters.
I
Decode PLD (DPLD) that decodes address for
selection of memory blocks in the PSD Module.
I
Configurable I/O ports (Port A,B,C and D) that
can be used for the following functions:
– MCU I/Os
– PLD I/Os
– Latched MCU address output
– Special function I/Os.
– I/O ports may be configured as open-drain
outputs.
I
Built-in JTAG compliant serial port allows full-
chip In-System Programmability (ISP). With it,
you can program a blank device or reprogram a
device in the factory or the field.
I
Internal page register that can be used to
expand the 8032 MCU Module address space
by a factor of 256.
I
Internal programmable Power Management
Unit (PMU) that supports a low-power mode
called Power-down Mode. The PMU can
automatically detect a lack of the 8032 CPU
core activity and put the PSD Module into
Power-down Mode.
I
Erase/WRITE cycles:
– Flash memory - 100,000 minimum
– PLD - 1,000 minimum
– Data Retention: 15 year minimum (for Main
Flash memory, Boot, PLD and Configuration
bits)
相關PDF資料
PDF描述
uPSD3254B-40T6T Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-40U1T Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-40U6T Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3254BV Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3254A Flash Programmable System Devices with 8032 Microcontroller Core
相關代理商/技術參數(shù)
參數(shù)描述
UPSD3254B-24T6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
UPSD3254B-24T6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
UPSD3254B-24U1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
UPSD3254B-24U1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core
UPSD3254B-24U6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM