![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F9234CS-CAA-A_datasheet_99865/UPD78F9234CS-CAA-A_363.png)
CHAPTER 23 ELECTRICAL SPECIFICATIONS ((A2) grade product)
User’s Manual U17446EJ5V0UD
361
(A2) grade product TA =
40 to +125°C
DC Characteristics (TA =
40 to +125°C, VDD = 2.0 to 5.5 VNote 1, VSS = 0 V) (2/2)
Parameter
Symbol
Conditions
MIN. TYP. MAX. Unit
When A/D converter is stopped
5.8
12.8
fX = 8 MHz
VDD = 5.0 V
±10%Note 4
When A/D converter is operating
Note 8
7.3
15.8
mA
When A/D converter is stopped
5.5
12.2
fX = 6 MHz
VDD = 5.0 V
±10%Note 4
When A/D converter is operating
Note 8
15.2
mA
When A/D converter is stopped
3.0
6.6
IDD1
Note 3
Crystal/ceramic
oscillation, external
clock input
oscillation operating
mode
Note 6
fX = 5 MHz
VDD = 3.0 V
±10%Note 5
When A/D converter is operating
Note 8
4.5
9.6
mA
When peripheral functions are stopped
1.5
4.6
fX = 8 MHz
VDD = 5.0 V
±10%Note 4
When peripheral functions are operating
7.6
mA
When peripheral functions are stopped
1.3
4.2
fX = 6 MHz
VDD = 5.0 V
±10%Note 4
When peripheral functions are operating
7.2
mA
When peripheral functions are stopped
0.48
1.6
IDD2
Crystal/ceramic
oscillation, external
clock input HALT
mode
Note 6
fX = 5 MHz
VDD = 3.0 V
±10%Note 5
When peripheral functions are operating
2.7
mA
When A/D converter is stopped
5.0
12.2
IDD3
Note 3
High-speed internal
oscillation operating
mode
Note 7
fX = 8 MHz
VDD = 5.0 V
±10%Note 4
When A/D converter is operating
Note 8
6.5
15.2
mA
When peripheral functions are stopped
1.4
4.4
IDD4
High-speed internal
oscillation HALT
mode
Note 7
fX = 8 MHz
VDD = 5.0 V
±10%Note 4
When peripheral functions are operating
7.1
mA
When low-speed internal
oscillation is stopped
3.5
1200
VDD = 5.0 V
±10%
When low-speed internal
oscillation is operating
17.5
1300
μA
When low-speed internal
oscillation is stopped
3.5
600
Supply
current
Note 2
IDD5
STOP mode
VDD = 3.0 V
±10%
When low-speed internal
oscillation is operating
11.0
700
μA
Notes 1.
Use this product in a voltage range of 2.26 to 5.5 V because the detection voltage (VPOC) of the power-on-
clear (POC) circuit is 2.26 V (MAX.).
2.
Total current flowing through the internal power supply (VDD). Peripheral operation current is included
(however, the current that flows through the pull-up resistors of ports is not included).
3.
Peripheral operation current is included.
4.
When the processor clock control register (PCC) is set to 00H.
5.
When the processor clock control register (PCC) is set to 02H.
6.
When crystal/ceramic oscillation clock, external clock input is selected as the system clock source using
the option byte.
7.
When the high-speed internal oscillation clock is selected as the system clock source using the option
byte.
8.
The current that flows through the AVREF pin is included.