- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379503 > UPD77114GC-XXX-9EU (NEC Corp.) MOS INTEGRATED CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | UPD77114GC-XXX-9EU |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT |
| 中文描述： | 馬鞍山集成電路 |
| 文件頁數(shù)： | 29/62頁 |
| 文件大?。?/td> | 352K |
| 代理商： | UPD77114GC-XXX-9EU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
Data Sheet U14373EJ3V0DS
29
μ
PD77113A, 77114
When the PLL multiple is m, output division ratio is n, and halt division ratio is l, the relationship between each
operation mode and operating clock is as follows:
Operation Mode
Clock Supplied Inside DSP
Normal operation mode
m/n times external input clock
HALT mode
m/n/l times external input clock
STOP mode
Stopped
The PLL control circuit multiplies the input clock by an integer from 1 to 16. Specify the mask option of the PLL
multiple so that the multiplied frequency falls within the specified PLL lock frequency range.
The output divider divides the clock multiplied by the PLL by an integer from 1 to 16. Specify the mask option of
the output division ratio so that the frequency m/n times the external input clock supplied to the DSP falls within the
specified operating frequency range of the DSP.
The HALT divider functions only in the HALT mode. It divides the clock of the output divider by an integer from 1
to 16 and supplies the divided clock to the internal circuitry. Specify the mask option of the HALT division ratio so
that necessary division can be performed.
Whether the clock supplied to the internal circuitry of the DSP (internal system clock) is “output” or “not output”
from the CLKOUT pin can be specified. Specify the mask option as necessary.
If an odd value (other than 1) is specified as the output division ratio, the high-level width of the clock output from
the CLKOUT pin is equal to one cycle during normal operation (i.e., the clock does not have a duty factor of 50%).
8.2 WAKEUP Function
The WAKEUP pin can be used to release the STOP mode as well as a hardware reset.
If the STOP mode is released by means of a hardware reset, the status before the STOP mode was set cannot be
restored after the STOP mode has been released. If the WAKEUP pin is used, however, the status before the STOP
mode is set can be retained and program execution can be resumed starting from the instruction after the STOP
instruction.
Whether the WAKEUP pin is used to release the STOP mode can be specified by a mask option.
When the WAKEUP function is specified valid, the WAKEUP pin is multiplexed with the INT4 pin and it usually
functions as an interrupt pin. The pin functions as the WAKEUP pin only in the STOP mode (if this pin is asserted
active in the STOP mode, it is used only to release the STOP mode, and execution does not branch to an interrupt
vector).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD77113AF1-XXX-CN1 | MOS INTEGRATED CIRCUIT |
| UPD77113A | MOS INTEGRATED CIRCUIT |
| UPD77114 | MOS INTEGRATED CIRCUIT |
| UPD7720AC | QUARTERLY MICROPROCESSOR/MICROCOMPUTER RELIABILITY REPORT |
| UPD77210 | 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7759C | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD780023AGB-G43-8EU-X3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGB-G44-8EU-E3-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780023AGC-107-8BS-A | 制造商:Renesas Electronics Corporation 功能描述:NECUPD780023AGC-107-8BS-A MASK ROM DEVIC |
| UPD780023AGK-C74-9ET-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。