參數(shù)資料
型號： UPD72042BGT
廠商： NEC Corp.
英文描述： LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述： LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制
文件頁數(shù)： 74/92頁
文件大?。?/td> 541K
代理商： UPD72042BGT
μ
PD72042A, 72042B
74
DATA SHEET S13990EJ2V0DS00
6.4 PROCESSING ROUTINES
This section describes the processing routines called from the main routine.
6.4.1
μ
PD72042A or
μ
PD72042B Initial Setting Routine
This routine is executed when the
μ
PD72042A or
μ
PD72042B is first started or upon the detection of a program
crash (RAW = 1).
Fig. 6-4 shows the flow of the
μ
PD72042A or
μ
PD72042B initial setting routine.
Fig. 6-4
μ
PD72042A or
μ
PD72042B Initial Setting Routine
Start
Reset PD72042A
or PD72042B
Note
UAR1
←
Local station address (four low-order bits)
UAR2
←
Local station address (eight high-order bits)
Condition code
End
CMR
←
100000 b1 b0
; Set local address and condition code.
; Set condition code.
; Set optional functions.
Note
There are two methods of performing reset, as follows:
1 Set the RESET pin to low.
2 Set SRST in CTR to 1.
Type 1 reset causes the
μ
PD72042A or
μ
PD72042B to enter standby mode, thus requiring the subsequent
release of standby mode.
Caution To enable normal IEBus communication, always perform the above initial setting.
6.4.2 Communication Flag Initialization Routine
This routine initializes the communication flags listed in Table 6-1, as follows:
RAWF
TRRQ
W
RERQ
W
SIZE
W
J
PW
PR
MCRQ
SDRQ
CORQ
MTRQF
MRRQF
STRQF
SLREF
←
0
←
0
←
0
←
0
←
1
←
0
←
0
←
0
←
0
←
0
←
0
←
0
←
0
←
0
相關(guān)PDF資料
PDF描述
UPD72042A LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042AGT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042B LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72065GC Floppy Disk Controller
UPD72065BGC-3B6 RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*