
CHAPTER 9 8-BIT TIMERS H0 AND H1
User
’
s Manual U15862EJ3V0UD
389
Figure 9-9. Carrier Generator Mode (1/3)
Operation when CMPn0 = N, CMPn1 = N is set
CMPn0
CMPn1
TMHEn
INTTMHn
Carrier clock
00H
N
00H
N
00H
N
00H
N
00H
N
00H
N
N
N
8-bit timer 5n count clock
TM5n count value
CR5n
TCE5n
TOHn
0
0
1
1
0
0
1
1
0
0
INTTM5n
NRZBn
NRZn
Carrier clock
00H 01H
L
00H 01H
L
00H 01H
L
00H 01H
00H 01H
L
L
<1> <2>
<3>
<4>
<5>
<6>
<7>
8-bit timer Hn count clock
8-bit timer counter
Hn count value
<1> When TMHEn = 0 and TCE5n = 0, the operation of 8-bit timer Hn is stopped.
<2> When TMHEn = 1 is set, 8-bit timer Hn starts counting. The carrier clock is maintained inactive at this time.
<3> When the count value of 8-bit timer counter Hn and the value of the CMPn0 register match, the first INTTMHn
signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer
counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
<4> When the count value of 8-bit timer counter Hn and the value of the CMPn1 register match, the INTTMHn
signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer
counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H.
A carrier clock with a duty ratio of 50% is generated through the repetition of steps <3> and <4>.
<5> When the INTTM5n signal is generated, this signal is synchronized with 8-bit timer Hn and output as the
INTTM5Hn signal.
<6> The INTTM5Hn signal becomes the data transfer signal of the NRZBn bit, and the value of the NRZBn bit is
transferred to the NRZn bit.
<7> The TOHn output is made low level by setting NRZn = 0.
Remark
n = 0, 1