
CHAPTER  5   BUS  CONTROL  FUNCTION
User
’
s Manual  U15862EJ3V0UD
277
5.6  Wait Function
5.6.1  Programmable wait function
(1) Data wait control register 0 (DWC0)
To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus
cycle that is executed for each CS space.
The number of wait states can be programmed by using data wait control register 0 (DWC0).  Immediately
after system reset, 7 data wait states are inserted for all the blocks.
The DWC0 register can be read or written in 16-bit units.
Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are
always accessed without a wait state.  The on-chip peripheral I/O area is also not subject
to programmable wait, and only wait control from each peripheral function is performed.
2. Write to the DWC0 register after reset, and then do not change the set values.  Also, do
not access an external memory area other than the one for this initialization routine until
the initial settings of the DWC0 register are complete. However, external memory areas
whose initial settings are complete may be accessed.
After reset:  7777H       R/W       Address:  FFFFF484H
0
0
DWn2
0
0
0
0
1
1
1
1
DWn1
0
0
1
1
0
0
1
1
DWn0
0
1
0
1
0
1
0
1
None
1
2
3
4
5
6
7
DWC0
DW32
Note
DW12
DW31
Note
DW11
DW30
Note
DW10
0
0
DW22
Note
DW02
DW21
Note
DW01
DW20
Note
DW00
8
9
10
11
12
13
Number of wait states inserted in CSn space (n = 0 to 3)
14
15
1
2
3
4
5
6
7
0
CS0
CS3
CSn signal
CSn signal
CS2
CS1
Note
 The DW32 to DW30 and DW22 to DW20 bits are only valid in the
V850ES/KJ1.  Changing these bits has no effect on the operation in
the V850ES/KF1 and V850ES/KG1.
Caution
Be sure to clear bits 15, 11, 7, and 3 to 0.