
51
μ
PD70320
Parameter
Symbol
Test Conditions
MIN.
MAX.
Unit
Address Delay Time from CLKOUT
t
DKA
90
ns
Data Input Delay Time from Address
t
DADR
(n + 1.5)T – 90
ns
Data Delay Time from MREQ
↓
t
DMRD
(n + 1)T – 75
ns
Data Delay Time from MSTB
↓
t
DMSD
(n+ 0.5)T – 75
ns
MSTB
↓
Delay Time from MREQ
↓
t
DMRMS
0.5T – 35
0.5T + 35
ns
MREQ Low-Level Width
t
WMRL
(n + 1)T – 30
(n + 1)T + 30
ns
Address Hold Time (from MREQ
↑
)
t
HMA
0.5T – 30
ns
Data Input Hold Time (from MREQ
↑
)
t
HMDR
0
ns
Control Signal Recovery Time
t
RVC
T – 25
ns
Data Output Delay Time from Address
t
DADW
0.5T + 50
ns
Address Setup Time (to MREQ
↓
)
t
DAMR
0.5T – 30
ns
Address Setup Time (to MSTB
↓
)
t
DAMS
T – 30
ns
MSTB Low-Level Width
t
WMSL
(n + 0.5)T – 30
(n + 0.5)T + 30
ns
Data Output Setup Time (to MSTB
↑
)
t
SDM
(n + 1)T – 50
ns
Data Output Hold Time (from MSTB
↑
)
t
HMDW
0.5T – 30
ns
Address Setup Time (to IOSTB
↓
)
t
DAIS
0.5T – 30
ns
Data Delay Time from IOSTB
↓
t
DISD
(n + 1)T – 90
ns
IOSTB Low-Level Width
t
WISL
(n + 1)T – 30
ns
Address Hold Time (from IOSTB
↑
)
t
HISA
0.5T – 30
ns
Data Input Hold Time (from IOREQ
↑
)
t
HISDR
0
ns
Data Output Setup Time (to IOSTB
↑
)
t
SDIS
(n + 1)T – 50
ns
Data Output Hold Time (from IOSTB
↑
)
t
HISDW
0.5T – 30
ns
DMARQ Setup Time (to MREQ
↓
)
t
SDADQ
Demand release mode
1T
ns
DMARQ Hold Time (from DMAAK
↓
)
t
HDADQ
Demand release mode
0
ns
DMAAK Output Low-Level Width
t
WDMRL
Read mode
(n + 1.5)T – 30
ns
TC
↓
Delay Time from DMAAK
↓
t
DDATC
0.5T + 50
ns
TC Low-Level Width
t
WTCL
2T – 30
ns
DMAAK Output Low-Level Width
t
WDMWL
Write mode
(n + 1)T – 30
ns
Address Setup Time (to REFRQ
↓
)
t
DARF
0.5T – 30
ns
REFRQ Low-Level Width
t
WRFL
(n + 1)T – 30
ns
Address Hold Time (from REFRQ
↑
)
t
HRFA
0.5T – 30
ns
RESET Low-Level Width
t
WRSL1
STOP mode release/
power-ON reset
30
ms
t
WRSL2
System reset
5
μ
s
READY Setup Time
(to MREQ
↓
, IOSTB
↓
)
t
SCRY0
n
≥
2
T – 100
ns
t
SCRY
n
≥
3
(n – 1)T – 100
ns