參數(shù)資料
型號： UPD703100A-40
廠商： NEC Corp.
英文描述： V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS
中文描述： V850E/MS1TM 32/16單晶片微控制器
文件頁數(shù)： 21/132頁
文件大?。?/td> 1174K
代理商： UPD703100A-40
Preliminary Data Sheet U14168EJ2V0DS00
21
μ
PD703100A-33, 703100A-40, 703101A-33, 703102A-33
3. FUNCTION BLOCKS
3.1 Internal Units
3.1.1 CPU
The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic
operations, data transfers, and almost all other instruction processing.
Other dedicated on-chip hardware, such as the multiplier (16 bits
×
16 bits
bits) and the barrel shifter (32 bits) help accelerate processing of complex instructions.
→
32 bits, or 32 bits
×
32 bits
→
64
3.1.2 Bus control unit (BCU)
The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an
instruction is fetched from the external memory area and the CPU does not send a bus cycle start request, the BCU
generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in the
internal instruction queue of the CPU.
The BCU contains a DRAM controller (DRAMC), page ROM controller, and DMA controller (DMAC).
(a) DRAM controller (DRAMC)
The DRAM controller generates the RAS, UCAS, and LCAS signals (2CAS control) and controls access to the
DRAM.
It supports high-speed page DRAM and EDO DRAM, and has two types of cycles for accessing DRAM.
These types of cycles are referred to as normal access (off-page) and page access (on-page).
The DRAM controller also has a refresh function that is associated with the CBR refresh cycle.
(b) Page ROM controller
The page ROM controller supports access to ROM that has the page access function.
It compares the address with that of the preceding bus cycle and controls the waits for normal access (off-
page) and page access (on-page). The page ROM controller can support page sizes of 8 to 64 bytes.
(c) DMA controller (DMAC)
The DMA controller transfers data between memory and an I/O device in place of the CPU.
The two address modes are flyby (one-cycle) transfer and two-cycle transfer. The three bus modes are single
transfer, single-step transfer, and block transfer.
3.1.3 ROM
The
μ
PD703101A-33 contains 96 Kbytes of mask ROM, and the
μ
PD703102A-33 contains 128 Kbytes of mask
ROM.
The CPU can access ROM in one clock cycle when an instruction is fetched.
When single-chip mode 0 is set, ROM is mapped to the address space starting at 00000000H. When single-chip
mode 1 is set, ROM is mapped to the address space starting at 00100000H. When ROM-less mode 0 or 1 is set,
ROM cannot be accessed.
The
μ
PD703100A-33 and
μ
PD703100A-40 have no internal ROM.
相關(guān)PDF資料
PDF描述
uPD720114GA-YEU-A MOS INTEGRATED CIRCUIT
UPD72850A IEEE1394 400Mbps PHY
UPD72850AGK-9EU Circular Connector; No. of Contacts:56; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:25-4 RoHS Compliant: No
uPD750066CU 4-BIT SINGLE-CHIP MICROCONTROLLERS
uPD750068GT 4-BIT SINGLE-CHIP MICROCONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD703100AF1-33-FA1 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703100AF1-40-FA1 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703100AGJ-33-8EU 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703100AGJ-33-UEN-A 制造商:Renesas Electronics Corporation 功能描述: 制造商:Renesas Electronics Corporation 功能描述:MCU 32-bit V850E1 RISC ROMLess 3.3V 144-Pin LQFP
UPD703100AGJ-40-8EU 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*