- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376429 > UPD70208HLP-12 (NEC Corp.) V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | UPD70208HLP-12 |
| 廠商： | NEC Corp. |
| 英文描述： | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| 中文描述： | V40HLTM，V50HLTM 16 / 8，16位微處理器 |
| 文件頁數(shù)： | 34/110頁 |
| 文件大?。?/td> | 625K |
| 代理商： | UPD70208HLP-12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
34
μ
PD70208H, 70216H
Data Sheet U13225EJ4V0DS00
13. STANDBY FUNCTIONS
The V40HL and V50HL have two modes, the HALT mode and STOP mode, as standby functions.
(1)
HALT mode
When the HALT instruction is executed, the clock to internal CPU circuitry (excluding the HALT mode release circuit)
is stopped.
(2)
STOP mode
When the HALT instruction is executed, all clocks to the CPU and internal I/Os are stopped.
STOP mode should be used when a resonator is connected to the X1 and X2 pins.
Remark
Switching between HALT mode and STOP mode is performed by setting a system I/O area register.
14. RESET OPERATION
When the RESET pin is driven low and this level is held for 4 clock cycles or more from the fall of the signal, the CPU
and on-chip peripheral LSIs are reset.
When the RESET pin subsequently returns to the high level, the CPU begins an instruction prefetch from address
FFFF0H.
When the V40HL and V50HL are reset, its status is fully compatible with the V40 and V50.
Extended functions added to those of the V40 and V50 are mapped onto unused V40 and V50 registers and the reserved
area.
Table 14-1 shows the main statuses of the on-chip peripheral LSIs when a reset is performed.
Table 14-1. Main Statuses of On-Chip Peripheral LSIs After Reset
Memory, external I/O, DMA & refresh
Upper & lower memory blocks
: 3-wait insertion
: set to 512 KB
Refresh cycle
Refresh enabling/disabling
: set to 72 clock cycles
: not affected by reset
Baud rate
Character
Parity
Stop bits
Break detection
: x 64
: 7 bits
: None
: 1 bit
: None
μ
PD71071 mode
Demand mode
Auto initialization disabled
Verify transfer, byte transfer
Bus release mode
DMA enabled
DMAU
SCU
REFU
WCU
Caution When a reset is performed, the SCU, TCU, ICU and DMAU cannot be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD70216H | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HLP-20 | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208H | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70216HLP-10 | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70216HLP-12 | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70208HLP16 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| UPD70208HLP-16 | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HLP-20 | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208L10 | 制造商:NEC 功能描述:NEW |
| UPD70208L-10 | 制造商:World Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。