參數(shù)資料
型號(hào): UPD65966
英文描述: CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
中文描述: CMOS門陣列Array.Embedded的包版本2.0 |設(shè)計(jì)手冊(cè)[05/2003]
文件頁(yè)數(shù): 2/64頁(yè)
文件大?。?/td> 399K
代理商: UPD65966
2
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
ORDERING INFORMATION
Part Number
μ
PD64AMC-
×××
-5A4
μ
PD65MC-
×××
-5A4
Package
20-pin plastic SSOP (300 mil)
20-pin plastic SSOP (300 mil)
Remark
×××
indicates ROM code suffix.
PIN CONFIGURATION (TOP VIEW)
20-pin Plastic SSOP (300 mil)
μ
PD64AMC-
×××
-5A4
μ
PD65MC-
×××
-5A4
Caution The pin numbers of K
I
and K
I/O
are in the reverse order of the
μ
PD6600A, and 6124A.
1
2
3
4
5
6
7
8
9
10
K
I/O6
K
I/O7
S
0
S
1
/LED
REM
V
DD
X
OUT
X
IN
GND
S
2
20
19
18
17
16
15
14
13
12
11
K
I/O5
K
I/O4
K
I/O3
K
I/O2
K
I/O1
K
I/O0
K
I3
K
I2
K
I1
K
I0
相關(guān)PDF資料
PDF描述
UPD65968 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65969 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65970 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65971 CMOS-9HD Family Ver.6.0 Design Manual | Design Manual[07/2001]
UPD65977S1-XXX-B6 FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD65968 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65969 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65970 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65971 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family Ver.6.0 Design Manual | Design Manual[07/2001]
UPD65977S1-XXX-B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA