參數(shù)資料
型號: UPD65565
英文描述: ANACONDA LT TRANSCEIVER
中文描述: CMOS門陣列Array.Embedded的包版本2.0 |設計手冊[05/2003]
文件頁數(shù): 31/64頁
文件大小: 399K
代理商: UPD65565
31
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
9.2 Circuit Symbol Description
A
ASR
addr
CY
data4
data8
data10
F
PC
Pn
P0n
P1n
ROMn
Rn
R0n
R1n
SP
T
T0
T1
(
×
)
: Accumulator
: Address Stack Register
: Program memory address
: Carry flag
: 4-bit immediate data
: 8-bit immediate data
: 10-bit immediate data
: Status flag
: Program Counter
: Port register pair (n = 0, 1, 3, 4)
: Port register (low-order 4 bits)
: Port register (high-order 4 bits)
: Bit n of the program memory’s (n = 0-9)
: Register pair
: Data memory (General-purpose register; n = 0-F)
: Data memory (General-purpose register; n = 0-F)
: Stack Pointer
: Timer register
: Timer register (low-order 4 bits)
: Timer register (high-order 4 bits)
: Content addressed with
×
相關PDF資料
PDF描述
UPD65566 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65567 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65568 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65569 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65570 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
相關代理商/技術參數(shù)
參數(shù)描述
UPD65566 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65567 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65568 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65569 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65570 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]