參數(shù)資料
型號(hào): UPD44321182
廠商: NEC Corp.
英文描述: 32M-BIT ZEROSB SRAM PIPELINED OPERATIO
中文描述: 32兆位ZEROSB SRAM的流水線OPERATIO
文件頁(yè)數(shù): 9/24頁(yè)
文件大?。?/td> 299K
代理商: UPD44321182
9
Data Sheet M16024EJ5V0DS
μ
PD44321182, 44321362
State Diagram
DESELECT
BEGIN
READ
BURST
READ
BEGIN
WRITE
BURST
WRITE
WRITE
READ
READ
DS
DS
WRITE
READ
BURST
BURST
WRITE
READ
WRITE
READ
BURST
WRITE
BURST
DS
BURST
DS
DS
Command
Operation
DS
Deselect
Read
New Read
Write
New Write
Burst
Burst Read, Burst Write or Continue Deselect
Remarks 1.
States change on the rising edge of the clock.
2.
A Stall or Ignore Clock Edge cycle is not shown in the above diagram. This is because /CKE HIGH
only blocks the clock (CLK) input and does not change the state of the device.
相關(guān)PDF資料
PDF描述
UPD44321362GF-A50 32M-BIT ZEROSB SRAM PIPELINED OPERATIO
UPD444001LE-10 4M-BIT CMOS FAST SRAM 4M-WORD BY 1-BIT
UPD444001 4M-BIT CMOS FAST SRAM 4M-WORD BY 1-BIT
UPD444001LE-11 4M-BIT CMOS FAST SRAM 4M-WORD BY 1-BIT
UPD444001LE-12 4M-BIT CMOS FAST SRAM 4M-WORD BY 1-BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44321182GF-A50(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD44324182BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:RENUPD44324182BF5-E40-FQ1-A 36M-BIT(2M-W
UPD44324185BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA