參數(shù)資料
型號(hào)： UPD31172F1-48-FN
廠商： NEC Corp.
英文描述： VRC4172TM COMPANION CHIP FOR VR4121TM
中文描述： VRC4172TM伴侶芯片VR4121TM
文件頁(yè)數(shù)： 8/44頁(yè)
文件大?。?/td> 278K
代理商： UPD31172F1-48-FN
Data Sheet U14388EJ2V0DS00
8
μ
PD31172
1. PIN FUNCTIONS
1.1
Pin Function List
(1)
System bus interface signals
Signal Name
I/O
Function
SCLK
I/O
This is the SDRAM operating clock.
AD (0:24)
I/O
These form a 25-bit address bus.
DATA (0:31)
I/O
These form a 32-bit data bus.
LCDCS#
Input
This is the LCD chip select signal. This signal becomes active when the V
R
4121 accesses the
LCD using the AD or data bus.
RD#
I/O
Output: This signal becomes active when the V
RC
4172 accesses SDRAM.
Input:
This signal becomes active when the V
R
4121 reads data from the V
RC
4172’s PCI
host bridge.
WR#
I/O
Output: This signal becomes active when the V
RC
4172 writes data to SDRAM.
Input:
This signal becomes active when the V
R
4121 writes data to the V
RC
4172’s PCI host
bridge.
LCDRDY
Output
This is the LCD ready signal. This signal becomes active when a state is entered whereby the
V
RC
4172 can acknowledge an access to the LCD area from the V
R
4121.
ROMCS (2:3)#
I/O
This is an SDRAM chip select signal.
CKE
I/O
This is the SDRAM clock enable signal.
UUCAS#
I/O
This is an SDRAM DQM signal. This signal controls the I/O buffers for the DATA (24:31) pins.
ULCAS#
I/O
This is an SDRAM DQM signal. This signal controls the I/O buffers for the DATA (16:23) pins.
MRAS (0:1)#
I/O
This is an SDRAM chip select signal.
UCAS#
I/O
This is an SDRAM DQM signal. This signal controls the I/O buffers for the DATA (8:15) pins.
LCAS#
I/O
This is an SDRAM DQM signal. This signal controls the I/O buffers for the DATA (0:7) pins.
IOR#
Input
This is the system bus I/O read signal. This signal becomes active when any resource except
the USB inside the V
RC
4172 is accessed.
IOW#
Input
This is the system bus I/O write signal. This signal becomes active when
any
resource except
the USB inside the V
RC
4172 is accessed.
RESET
Input
This is the system bus reset signal.
IOCS16#
Output
This is the dynamic bus-sizing request signal.
IOCHRDY
Output
This is the system bus ready signal.
HOLDRQ#
Output
This is the system bus access right request signal.
HOLDAK#
Input
This is the system bus access enable signal.
SRAS#
I/O
This is the SDRAM RAS signal.
SCAS#
I/O
This is the SDRAM CAS signal.
BUSRQ (0:1)#
Input
This is a signal input from the external bus master requesting access to the system bus.
BUSAK (0:1)#
Output
This is a signal output to the external bus master permitting access to the system bus.
INTRP
Output
This is an interrupt request signal from the 16550 serial controller or the IEEE1284 parallel
controller.
IRQ
Output
This is an interrupt request signal from the general-purpose ports (GPIO (0:23)) or the
IEEE1284 parallel controller.
USBINT#
Output
This is an interrupt request signal from the USB host controller.
PS2INT
Output
This is an interrupt request signal from the PS/2 controller.
BUSCLK
Input
This is the system bus clock.
ARBCLKSEL
Input
This is a clock select signal for arbitrating the system bus (controls the HOLDRQ# signal)
(1: Internal clock used, 0: BUSCLK used)
相關(guān)PDF資料
PDF描述
UPD31172 VRC4172TM COMPANION CHIP FOR VR4121TM
UPD3728DZ 7300 PIXELS x3 COLOR CCD LINEAR IMAGE SENSOR
UPD3728 7300 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR
UPD3728D 7300 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR
UPD3747 7400 PIXELS CCD LINEAR IMAGE SENSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD31173 制造商:未知廠家 制造商全稱:未知廠家 功能描述:VRC4173(TM) User＇s Manual | User＇s Manual[02/2002]
UPD31173F1-33-HN1 制造商:Renesas Electronics Corporation 功能描述:
UPD31173F1-33-HN1-A 制造商:Renesas Electronics Corporation 功能描述:
UPD3140GS-E1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer
UPD3140GS-E2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*