- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UDA1342 (NXP Semiconductors N.V.) Audio CODEC PDF資料下載
參數(shù)資料
| 型號： | UDA1342 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | Codec |
| 英文描述： | Audio CODEC |
| 中文描述： | 音頻編解碼器 |
| 文件頁數(shù)： | 15/44頁 |
| 文件大?。?/td> | 180K |
| 代理商： | UDA1342 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
2000 Mar 29
15
Philips Semiconductors
Preliminary specification
Audio CODEC
UDA1342TS
Information transfer via the microcontroller bus is
organized LSB first and in accordance with the so called
‘L3’ format, in which two different modes of operation can
be distinguished: address mode and data transfer mode.
Important:
When the device is powered-up, at least one L3CLOCK
pulse must be sent to the L3-bus interface to wake-up
the interface prior to sending information to the device.
This is only needed once after the device is powered-up.
Inside the microcontroller there is a hand-shake
mechanism which handles proper data transfer from the
microcontroller clock to destination clock domains. This
means that when data is sent to the microcontroller
interface, the system clock must be running.
The L3-bus interface is designed in such a way that data
is clocked into the device (write mode) on the positive
clock edge, while the device starts the output data (read
mode) on the negative clock edge. The microcontroller
must read the data from the device on the positive clock
edge to ensure the data is always stable.
8.15.2
D
EVICE ADDRESSING
The device address mode is used to select a device for
subsequent data transfer. The address mode is
characterized by L3MODE being LOW and a burst of
8 pulses on L3CLOCK, accompanied by 8 bits. The
fundamental timing in the address mode is shown in
Fig.13.
The device address consists of one byte, which is split up
in two parts (see Table 10):
Bits 0 and 1 are called Data Operation Mode (DOM) bits
and represent the type of data transfer
Bits 2 to 7 represent a 6-bit device address.
Table 10
L3-bus interface slave address
The UDA1342TS can be set to different addresses
(00 1000 or 10 1000) by setting pin IPSEL to HIGH or
LOW level. In the event that the device receives a different
address, it will deselect its microcontroller interface logic.
Basically, 2 types of data transfer can be defined: data
transfer to the device and data transfer from the device
(see Table 11).
Table 11
Selection of data transfer
8.15.3
R
EGISTER ADDRESSING
After sending the device address, including the flags
(DOM bits) whether the information is read or written, the
data transfer mode is entered and one byte is sent with the
destination register address (see Table 12) using 7 bits,
and one bit which signals whether information will be read
or written.
The fundamental timing for the data transfer mode is given
in Fig.14.
Table 12
L3-bus register address
Basically there are 3 cases for register addressing:
1.
Register addressing for L3-bus write: the first bit is at
logic 0 indicating a write action to the destination
register,andisfollowedby7 bitsindicatingtheregister
address.
Prepare read addressing: the first bit of the byte is at
logic 1, signalling data will be read from the register
indicated.
Read action itself: in this case the device returns a
register address prior to sending data from that
register. When the first bit of the byte is at logic 0, the
registeraddresswasvalidandifthefirstbitisatlogic 1
the register address was invalid.
2.
3.
Important:
1.
Each time a new destination address needs to be
written, the device address must be sent again.
2.
When addressing the device for the first time after
power-up of the device, at least one L3CLOCK cycle
must be given to enable the L3-bus interface.
DOM
DEVICE ADDRESS
LSB BIT 1
BIT 2
BIT 3 BIT 4 BIT 5 BIT 6 MSB
R/W
1
IPSEL
0
1
0
0
0
DOM
TRANSFER
BIT 0
BIT 1
0
1
0
1
0
0
1
1
not used
not used
data write or prepare read
data read
LSB BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 MSB
R/W
A6
A5
A4
A3
A2
A1
A0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1344 | Low-voltage low-power stereo audio CODEC with DSP features |
| UDA1345 | Economy audio CODEC |
| UDA1350AH | IEC 958 audio DAC(IEC 958音頻轉(zhuǎn)換器) |
| UDA1350ATS | IEC 958 audio DAC |
| UDA1351 | 96 kHz IEC 958 audio DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1342TS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Audio CODEC |
| UDA1342TS/N1 | 制造商:NXP Semiconductors 功能描述:IC CODEC AUDIO MINIDISC 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, CODEC, AUDIO, MINIDISC, 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, CODEC, AUDIO, MINIDISC, 28-SSOP; Audio CODEC Type:Stereo Codec; No. of ADCs:4; No. of DACs:2; No. of Input Channels:4; No. of Output Channels:2; Audio IC Case Style:SSOP; No. of Pins:28; ADC / DAC Resolution:24bit; ADCs / DACs ;RoHS Compliant: Yes |
| UDA1342TS/N1,512 | 功能描述:接口—CODEC AUDIO CODEC MINIDISC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1342TS/N1,518 | 功能描述:接口—CODEC MINISOUND 3 RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1342TSDB | 功能描述:接口—CODEC AUDIO CODEC MINIDISC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。