- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381146 > UC1682 (Electronic Theatre Controls, Inc.) HIGH-VOLTAGE MIXED-SIGNAL IC PDF資料下載
參數(shù)資料
| 型號(hào)： | UC1682 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | HIGH-VOLTAGE MIXED-SIGNAL IC |
| 中文描述： | 高電壓混合信號(hào)集成電路 |
| 文件頁(yè)數(shù)： | 48/70頁(yè) |
| 文件大?。?/td> | 1161K |
| 代理商： | UC1682 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
U
LTRA
C
HIP
High-Voltage Mixed-Signal IC
1999 ~
2003
46
ES Specifications
P
OWER
-U
P
S
EQUENCE
UC1682 power-up sequence is simplified by built-in
“Power Ready” flags and the automatic invocation
of
System-Reset
command after
Power-ON-Reset
.
System programmers are only required to wait 5~
10 ms before the CPU starting to issue commands
to UC1682. No additional time sequences are
required between enabling the charge pump,
turning on the display drivers, writing to RAM or
any other commands. However, while turning on
V
DD
, V
DD2/3
should be started not later than V
DD
.
Delay allowance between V
DD
and V
DD2/3
is
illustrated as Figure 15-1.
P
OWER
-D
OWN
S
EQUENCE
To prevent the charge stored in capacitors C
BX+
,
C
BX–
, and C
L
from damaging the LCD, when V
DD
is
switched off, use Reset mode to enable the built-in
draining circuit and discharge these capacitors.
The draining resistor is 1K
for both V
LCD
and V
B+
.
It is recommended to wait
3
x
RC
for V
LCD
and
1.5
x RC
for V
B+
. For example, if C
L
is 15nF, then the
draining time required for V
LCD
is 0.5~1mS.
When internal V
LCD
is not used, UC1682 will
NOT
drain V
LCD
during RESET. System designers need
to make sure external V
LCD
source is properly
drained off before turning off V
DD
.
Turn on VDD
Set LCD Bias Ratio (BR)
Set Potential Meter (PM)
Set Display Enable
Wait 5~10 mS
Set OTPC[4]
( Ignore OTP value when “L” )
Figure 15:
Reference Power-Up Sequence
T
Wait
> 50 mS
Turn off VDD
Reset command
Wait ~1 mS
Figure 16:
Reference Power-Down Sequence
Figure 15-1:
Delay allowance and Power Off-On Sequence
T
Delay
> 0 s
V
DD2/3
> 2.4V
V
DD
> 1.8V
V
DD2/3
> V
DD
10
μ
S < T
1
, T
2
< 10 mS
T
1
T
2
T
f
< 10 mS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UC1682TFBZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682THCZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682XFBZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682XHCZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1834LQMLV | High Efficiency Linear Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UC1682TFBZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682THCZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682THDG | 制造商:Tianma Micro-electronics Co 功能描述:IC FOR TM9664FKFWG-11 - Bulk |
| UC1682XFBZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682XHCZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。